MSP430FR573x
MSP430FR572x
www.ti.com
SLAS639D –JULY 2011–REVISED AUGUST 2012
Enhanced Universal Serial Communication Interface (eUSCI)
The eUSCI modules are used for serial data communication. The eUSCI module supports synchronous
communication protocols such as SPI (3 or 4 pin) and I2C, and asynchronous communication protocols such as
UART, enhanced UART with automatic baudrate detection, and IrDA. Each eUSCI module contains two portions,
A and B.
The eUSCI_An module provides support for SPI (3 pin or 4 pin), UART, enhanced UART, or IrDA.
The eUSCI_Bn module provides support for SPI (3 pin or 4 pin) or I2C.
The MSP430FR572x and MSP430FR573x series include one or two eUSCI_An modules (eUSCI_A0,
eUSCI_A1) and one eUSCI_Bn module (eUSCI_B).
TA0, TA1
TA0 and TA1 are 16-bit timers/counters (Timer_A type) with three capture/compare registers each. Each can
support multiple capture/compares, PWM outputs, and interval timing. Each has extensive interrupt capabilities.
Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare
registers.
Table 12. TA0 Signal Connections
INPUT PIN NUMBER
DEVICE
INPUT
SIGNAL
MODULE
INPUT
SIGNAL
MODULE
OUTPUT
SIGNAL
DEVICE
OUTPUT
SIGNAL
OUTPUT PIN NUMBER
MODULE
BLOCK
RHA
RGE, YFF
DA
PW
RHA
RGE, YFF
DA
PW
3-P1.2,
A3‑P1.2
3-P1.2
7-P1.2
7-P1.2
TA0CLK
TACLK
ACLK
ACLK
(internal)
Timer
CCR0
CCR1
N/A
TA0
TA1
N/A
SMCLK
(internal)
SMCLK
TACLK
CCI0A
3-P1.2,
A3‑P1.2
3-P1.2
7-P1.2
7-P1.2
TA0CLK
TA0.0
16-P1.6,
E2‑P1.6
16-P1.6 ,
E2‑P1.6
28-P1.6
34-P2.3
30-P1.6
36-P2.3
22-P1.6
27-P2.3
28-P1.6
34-P2.3
30-P1.6
36-P2.3
22-P1.6
27-P2.3
N/A
TA0.0
DVSS
DVCC
CCI0B
GND
VCC
N/A
TA0.0
1-P1.0,
N/A
1-P1.0
5-P1.0
5-P1.0
TA0.1
CCI1A
1-P1.0
1-P1.0 , N/A
ADC10
5-P1.0
5-P1.0
ADC10
(internal)
ADC10
(internal)
ADC10
(1)
(1)
(1)
(1)
CDOUT
(internal)
(internal)
(internal)
CCI1B
TA0.1
ADC10SHSx ADC10SHSx ADC10SHSx ADC10SHSx
= {1}
= {1}
= {1}
= {1}
DVSS
DVCC
GND
VCC
2-P1.1,
A2‑P1.1
2-P1.1,
A2‑P1.1
2-P1.1
6-P1.1
6-P1.1
TA0.2
CCI2A
CCI2B
2-P1.1
6-P1.1
6-P1.1
ACLK
(internal)
CCR2
TA2
TA0.2
DVSS
DVCC
GND
VCC
(1) Only on devices with ADC
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
29