MSP430F673x
MSP430F672x
SLAS731A –DECEMBER 2011–REVISED APRIL 2012
www.ti.com
Table 44. TA0 Registers (Base Address: 0340h)
REGISTER DESCRIPTION
REGISTER
TA0CTL
OFFSET
TA0 control
00h
02h
04h
06h
10h
12h
14h
16h
20h
2Eh
Capture/compare control 0
Capture/compare control 1
Capture/compare control 2
TA0 counter register
TA0CCTL0
TA0CCTL1
TA0CCTL2
TA0R
Capture/compare register 0
Capture/compare register 1
Capture/compare register 2
TA0 expansion register 0
TA0 interrupt vector
TA0CCR0
TA0CCR1
TA0CCR2
TA0EX0
TA0IV
Table 45. TA1 Registers (Base Address: 0380h)
REGISTER DESCRIPTION
REGISTER
TA1CTL
OFFSET
OFFSET
OFFSET
TA1 control
00h
02h
04h
10h
12h
14h
20h
2Eh
Capture/compare control 0
Capture/compare control 1
TA1 counter register
TA1CCTL0
TA1CCTL1
TA1R
Capture/compare register 0
Capture/compare register 1
TA1 expansion register 0
TA1 interrupt vector
TA1CCR0
TA1CCR1
TA1EX0
TA1IV
Table 46. TA2 Registers (Base Address: 0400h)
REGISTER DESCRIPTION
REGISTER
TA2CTL
TA2 control
00h
02h
04h
10h
12h
14h
20h
2Eh
Capture/compare control 0
Capture/compare control 1
TA2 counter register
TA2CCTL0
TA2CCTL1
TA2R
Capture/compare register 0
Capture/compare register 1
TA2 expansion register 0
TA2 interrupt vector
TA2CCR0
TA2CCR1
TA2EX0
TA2IV
Table 47. TA3 Registers (Base Address: 0440h)
REGISTER DESCRIPTION
REGISTER
TA3CTL
TA3 control
00h
02h
04h
10h
12h
14h
20h
2Eh
Capture/compare control 0
Capture/compare control 1
TA3 counter register
TA3CCTL0
TA3CCTL1
TA3R
Capture/compare register 0
Capture/compare register 1
TA3 expansion register 0
TA3 interrupt vector
TA3CCR0
TA3CCR1
TA3EX0
TA3IV
40
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
TI [ TEXAS INSTRUMENTS ]
