MSP430F673x
MSP430F672x
SLAS731A –DECEMBER 2011–REVISED APRIL 2012
www.ti.com
Table 37. Port Mapping for Port P3 (Base Address: 01D8h)
REGISTER DESCRIPTION
REGISTER
P3MAP0
OFFSET
Port P3.0 mapping register
Port P3.1 mapping register
Port P3.2 mapping register
Port P3.3 mapping register
Port P3.4 mapping register
Port P3.5 mapping register
Port P3.6 mapping register
Port P3.7 mapping register
00h
01h
02h
03h
04h
05h
06h
07h
P3MAP3
P3MAP2
P3MAP3
P3MAP4
P3MAP5
P3MAP6
P3MAP7
Table 38. Port P1/P2 Registers (Base Address: 0200h)
REGISTER DESCRIPTION
REGISTER
OFFSET
Port P1 input
P1IN
00h
02h
04h
06h
08h
0Ah
0Eh
18h
1Ah
1Ch
01h
03h
05h
07h
09h
0Bh
1Eh
19h
1Bh
1Dh
Port P1 output
Port P1 direction
P1OUT
P1DIR
P1REN
P1DS
P1SEL
P1IV
Port P1 pullup/pulldown enable
Port P1 drive strength
Port P1 selection
Port P1 interrupt vector word
Port P1 interrupt edge select
Port P1 interrupt enable
Port P1 interrupt flag
P1IES
P1IE
P1IFG
P2IN
Port P2 input
Port P2 output
P2OUT
P2DIR
P2REN
P2DS
P2SEL
P2IV
Port P2 direction
Port P2 pullup/pulldown enable
Port P2 drive strength
Port P2 selection
Port P2 interrupt vector word
Port P2 interrupt edge select
Port P2 interrupt enable
Port P2 interrupt flag
P2IES
P2IE
P2IFG
Table 39. Port P3/P4 Registers (Base Address: 0220h)
REGISTER DESCRIPTION
REGISTER
OFFSET
Port P3 input
P3IN
00h
02h
04h
06h
08h
0Ah
01h
03h
05h
07h
09h
0Bh
Port P3 output
P3OUT
P3DIR
P3REN
P3DS
Port P3 direction
Port P3 pullup/pulldown enable
Port P3 drive strength
Port P3 selection
P3SEL
P4IN
Port P4 input
Port P4 output
P4OUT
P4DIR
P4REN
P4DS
Port P4 direction
Port P4 pullup/pulldown enable
Port P4 drive strength
Port P4 selection
P4SEL
38
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
TI [ TEXAS INSTRUMENTS ]
