欢迎访问ic37.com |
会员登录 免费注册
发布采购

MSP430F6723IPZR 参数 Datasheet PDF下载

MSP430F6723IPZR图片预览
型号: MSP430F6723IPZR
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号微控制器 [MIXED SIGNAL MICROCONTROLLER]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 121 页 / 1013 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号MSP430F6723IPZR的Datasheet PDF文件第25页浏览型号MSP430F6723IPZR的Datasheet PDF文件第26页浏览型号MSP430F6723IPZR的Datasheet PDF文件第27页浏览型号MSP430F6723IPZR的Datasheet PDF文件第28页浏览型号MSP430F6723IPZR的Datasheet PDF文件第30页浏览型号MSP430F6723IPZR的Datasheet PDF文件第31页浏览型号MSP430F6723IPZR的Datasheet PDF文件第32页浏览型号MSP430F6723IPZR的Datasheet PDF文件第33页  
MSP430F673x  
MSP430F672x  
www.ti.com  
SLAS731A DECEMBER 2011REVISED APRIL 2012  
System Module (SYS)  
The SYS module handles many of the system functions within the device. These include power on reset (POR)  
and power up clear (PUC) handling, NMI source selection and management, reset interrupt vector generators,  
boot strap loader entry mechanisms, as well as, configuration management (device descriptors). It also includes  
a data exchange mechanism via JTAG called a JTAG mailbox that can be used in the application.  
Table 16. System Module Interrupt Vector Registers  
WORD  
ADDRESS  
INTERRUPT VECTOR REGISTER  
INTERRUPT EVENT  
OFFSET  
PRIORITY  
No interrupt pending  
Brownout (BOR)  
RST/NMI (POR)  
DoBOR (BOR)  
Wakeup from LPMx.5 (BOR)  
Security violation (BOR)  
SVSL (POR)  
00h  
02h  
Highest  
04h  
06h  
08h  
0Ah  
0Ch  
SVSH (POR)  
0Eh  
SVML_OVP (POR)  
SVMH_OVP (POR)  
DoPOR (POR)  
WDT timeout (PUC)  
WDT key violation (PUC)  
KEYV flash key violation (PUC)  
Reserved  
10h  
SYSRSTIV, System Reset  
019Eh  
12h  
14h  
16h  
18h  
1Ah  
1Ch  
Peripheral area fetch (PUC)  
PMM key violation (PUC)  
Reserved  
1Eh  
20h  
22h to 3Eh  
00h  
Lowest  
Highest  
No interrupt pending  
SVMLIFG  
02h  
SVMHIFG  
04h  
DLYLIFG  
06h  
DLYHIFG  
08h  
SYSSNIV, System NMI  
VMAIFG  
019Ch  
0Ah  
JMBINIFG  
0Ch  
JMBOUTIFG  
0Eh  
VLRLIFG  
10h  
VLRHIFG  
12h  
Reserved  
14h to 1Eh  
00h  
Lowest  
Highest  
No interrupt pending  
NMIFG  
02h  
OFIFG  
04h  
SYSUNIV, User NMI  
019Ah  
ACCVIFG  
06h  
AUXSWNMIFG  
Reserved  
08h  
0Ah to 1Eh  
Lowest  
Watchdog Timer (WDT_A)  
The primary function of the watchdog timer (WDT_A) module is to perform a controlled system restart after a  
software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog  
function is not needed in an application, the timer can be configured as an interval timer and can generate  
interrupts at selected time intervals.  
Copyright © 2011–2012, Texas Instruments Incorporated  
Submit Documentation Feedback  
29  
 
 复制成功!