MSP430F673x
MSP430F672x
SLAS731A –DECEMBER 2011–REVISED APRIL 2012
www.ti.com
TA0
TA0 is a 16-bit timer/counter (Timer_A type) with three capture/compare registers. TA0 can support multiple
capture/compares, PWM outputs, and interval timing. TA0 also has extensive interrupt capabilities. Interrupts
may be generated from the counter on overflow conditions and from each of the capture/compare registers.
Table 18. TA0 Signal Connections
MODULE OUTPUT
SIGNAL
DEVICE OUTPUT
SIGNAL
DEVICE INPUT SIGNAL
MODULE INPUT NAME
MODULE BLOCK
PM_TACLK
ACLK (internal)
SMCLK (internal)
PM_TACLK
PM_TA0.0
DVSS
TACLK
ACLK
SMCLK
INCLK
CCI0A
CCI0B
GND
Timer
NA
NA
PM_TA0.0
CCR0
CCR1
CCR2
TA0
DVSS
DVCC
VCC
PM_TA0.1
CCI1A
PM_TA0.1
ADC10_A (internal)
ADC10SHSx = {1}
ACLK (internal)
DVSS
CCI1B
GND
TA1
TA2
SD24_B (internal)
SD24SCSx = {1}
DVCC
PM_TA0.2
DVSS
VCC
CCI2A
CCI2B
GND
PM_TA0.2
DVSS
DVCC
VCC
TA1
TA1 is a 16-bit timer/counter (Timer_A type) with two capture/compare registers. TA1 can support multiple
capture/compares, PWM outputs, and interval timing. TA1 also has extensive interrupt capabilities. Interrupts
may be generated from the counter on overflow conditions and from each of the capture/compare registers.
Table 19. TA1 Signal Connections
DEVICE OUTPUT
MODULE OUTPUT
SIGNAL
PZ
DEVICE INPUT SIGNAL
MODULE INPUT NAME
MODULE BLOCK
SIGNAL
PM_TACLK
ACLK (internal)
SMCLK (internal)
PM_TACLK
PM_TA1.0
DVSS
TACLK
ACLK
SMCLK
INCLK
CCI0A
CCI0B
GND
Timer
NA
NA
PM_TA1.0
CCR0
CCR1
TA0
TA1
DVSS
DVCC
VCC
PM_TA1.1
ACLK (internal)
DVSS
CCI1A
CCI1B
GND
PM_TA1.1
DVCC
VCC
32
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated