欢迎访问ic37.com |
会员登录 免费注册
发布采购

MSP430F6723IPZR 参数 Datasheet PDF下载

MSP430F6723IPZR图片预览
型号: MSP430F6723IPZR
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号微控制器 [MIXED SIGNAL MICROCONTROLLER]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 121 页 / 1013 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号MSP430F6723IPZR的Datasheet PDF文件第23页浏览型号MSP430F6723IPZR的Datasheet PDF文件第24页浏览型号MSP430F6723IPZR的Datasheet PDF文件第25页浏览型号MSP430F6723IPZR的Datasheet PDF文件第26页浏览型号MSP430F6723IPZR的Datasheet PDF文件第28页浏览型号MSP430F6723IPZR的Datasheet PDF文件第29页浏览型号MSP430F6723IPZR的Datasheet PDF文件第30页浏览型号MSP430F6723IPZR的Datasheet PDF文件第31页  
MSP430F673x  
MSP430F672x  
www.ti.com  
SLAS731A DECEMBER 2011REVISED APRIL 2012  
Port Mapping Controller  
The port mapping controller allows flexible and reconfigurable mapping of digital functions to P1, P2, and P3.  
Table 14. Port Mapping, Mnemonics and Functions  
VALUE  
PxMAPy MNEMONIC  
PM_NONE  
INPUT PIN FUNCTION  
OUTPUT PIN FUNCTION  
0
None  
DVSS  
PM_UCA0RXD  
PM_UCA0SOMI  
PM_UCA0TXD  
PM_UCA0SIMO  
PM_UCA0CLK  
PM_UCA0STE  
PM_UCA1RXD  
PM_UCA1SOMI  
PM_UCA1TXD  
PM_UCA1SIMO  
PM_UCA1CLK  
PM_UCA1STE  
PM_UCA2RXD  
PM_UCA2SOMI  
PM_UCA2TXD  
PM_ UCA2SIMO  
PM_UCA2CLK  
PM_UCA2STE  
PM_UCB0SIMO  
PM_UCB0SDA  
PM_UCB0SOMI  
PM_UCB0SCL  
PM_UCB0CLK  
PM_UCB0STE  
PM_TA0.0  
eUSCI_A0 UART RXD (direction controlled by eUSCI – Input)  
eUSCI_A0 SPI slave out master in (direction controlled by eUSCI)  
eUSCI_A0 UART TXD (direction controlled by eUSCI – Output)  
eUSCI_A0 SPI slave in master out (direction controlled by eUSCI)  
eUSCI_A0 clock input/output (direction controlled by eUSCI)  
eUSCI_A0 SPI slave transmit enable (direction controlled by eUSCI)  
eUSCI_A1 UART RXD (direction controlled by eUSCI – Input)  
eUSCI_A1 SPI slave out master in (direction controlled by eUSCI)  
eUSCI_A1 UART TXD (direction controlled by eUSCI – Output)  
eUSCI_A1 SPI slave in master out (direction controlled by eUSCI)  
eUSCI_A1 clock input/output (direction controlled by eUSCI)  
eUSCI_A1 SPI slave transmit enable (direction controlled by eUSCI)  
eUSCI_A2 UART RXD (direction controlled by eUSCI – Input)  
eUSCI_A2 SPI slave out master in (direction controlled by eUSCI)  
eUSCI_A2 UART TXD (direction controlled by eUSCI – Output)  
eUSCI_A2 SPI slave in master out (direction controlled by eUSCI)  
eUSCI_A2 clock input/output (direction controlled by eUSCI)  
eUSCI_A2 SPI slave transmit enable (direction controlled by eUSCI)  
eUSCI_B0 SPI slave in master out (direction controlled by eUSCI)  
eUSCI_B0 I2C data (open drain and direction controlled by eUSCI)  
eUSCI_B0 SPI slave out master in (direction controlled by eUSCI)  
eUSCI_B0 I2C clock (open drain and direction controlled by eUSCI)  
eUSCI_B0 clock input/output (direction controlled by eUSCI)  
eUSCI_B0 SPI slave transmit enable (direction controlled by eUSCI)  
1
2
3
4
5
6
7
8
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
TA0 CCR0 capture input CCI0A  
TA0 CCR1 capture input CCI1A  
TA0 CCR2 capture input CCI2A  
TA1 CCR0 capture input CCI0A  
TA1 CCR1 capture input CCI1A  
TA2 CCR0 capture input CCI0A  
TA2 CCR1 capture input CCI1A  
TA3 CCR0 capture input CCI0A  
TA3 CCR1 capture input CCI1A  
TA0 CCR0 compare output Out0  
TA0 CCR1 compare output Out1  
TA0 CCR2 compare output Out2  
TA1 CCR0 compare output Out0  
TA1 CCR1 compare output Out1  
TA2 CCR0 compare output Out0  
TA2 CCR1 compare output Out1  
TA3 CCR0 compare output Out0  
TA3 CCR1 compare output Out1  
PM_TA0.1  
PM_TA0.2  
PM_TA1.0  
PM_TA1.1  
PM_TA2.0  
PM_TA2.1  
PM_TA3.0  
PM_TA3.1  
Timer_A clock input to  
TA0, TA1, TA2, TA3  
PM_TACLK  
None  
26  
PM_RTCCLK  
PM_SDCLK  
PM_SD0DIO  
PM_SD1DIO  
PM_SD2DIO  
None  
RTC_C clock output  
27  
28  
29  
30  
SD24_B bit stream clock input/output (direction controlled by SD24_B)  
SD24_B converter-0 bit stream data input/output (direction controlled by SD24_B)  
SD24_B converter-1 bit stream data input/output (direction controlled by SD24_B)  
SD24_B converter-2 bit stream data input/output (direction controlled by SD24_B)  
Disables the output driver as well as the input Schmitt-trigger to prevent parasitic cross  
currents when applying analog signals.  
31(0FFh)(1)  
PM_ANALOG  
(1) The value of the PM_ANALOG mnemonic is set to 0FFh. The port mapping registers are only 5 bits wide and the upper bits are ignored  
resulting in a read out value of 31.  
Copyright © 2011–2012, Texas Instruments Incorporated  
Submit Documentation Feedback  
27