HPC3130A
PCI HOT PLUG CONTROLLER
SCPS055 – NOVEMBER 1999
Terminal Functions (Continued)
slot control and status functions (continued)
TERMINAL
NO.
120
NO.
128
NO.
144
I/O
FUNCTION
NAME
PWRON/OFF[3]
PWRON/OFF[2]
PWRON/OFF[1]
PWRON/OFF[0]
109
91
71
116
98
76
130
109
86
Power ON/OFF. This output is provided per slot and is driven to the power switch to control
the slot power state.
O
52
55
61
REQ64ON[3]
REQ64ON[2]
REQ64ON[1]
REQ64ON[0]
116
98
78
123
105
83
137
119
93
CBT switch control for SLOTREQ64. A CBT switch can be implemented to reduce trace
loading of the additional REQ64 signal inherent to the HPC3130A controller. This output
can be used to control the CBT switch. This output is only driven by the HPC3130A under
programmed control.
O
O
59
62
70
REQ64ON[3]
REQ64ON[2]
REQ64ON[1]
REQ64ON[0]
118
99
80
125
106
85
140
120
95
CBT switch control for SLOTREQ64. A CBT switch can be implemented to reduce trace
loading of the additional REQ64 signal inherent to the HPC3130A controller. This output
can be used to control the CBT switch. This output is only driven by the HPC3130A under
programmed control.
60
63
72
Slot request 64. This output is driven in conjunction with SLOTRST to the hot-plug slot to
indicate to option cards whether or not they are plugged into a 64-bit slot. If a 64-bit device
is plugged into a 32-bit slot, then it must ensure that its high-word path inputs do not
oscillate and that there is not a significant power drain through the input buffer. This output
is only driven by the HPC3130A under programmed control.
SLOTREQ64[3]
SLOTREQ64[2]
SLOTREQ64[1]
SLOTREQ64[0]
7
8
9
8
9
10
11
10
11
12
13
O
O
10
SLOTRST[3]
SLOTRST[2]
SLOTRST[1]
SLOTRST[0]
115
97
77
122
104
82
136
118
92
Slot PCI reset. This output is driven to the hot-plug slot to reset it after power up. When a
cardisinsertedintoahot-plugslotitmustberesetindependentoftheotherPCIdeviceson
the bus. This output is only driven by the HPC3130A under programmed control.
58
61
68
HPC3130A applications
This section discusses the various features of the HPC3130A in detail, and presents design considerations
including a general connection sequencing guideline.
system implementation
Figure 1 illustrates the HPC3130A implementation. The PCI bus signals are switched to the hot–plug PCI slot
by the BUSON output, which controls a CBT switch. The PCI clock, PCI reset, M66EN, and REQ64 must not
be routed through the CBT switch. The HPC3130A drives the slot PCI reset and SLOTREQ64, which can be
controlled by internal HPC3130A registers. The SLOTREQ64 requires special consideration during reset, as
described. The PCI clock to the slot is driven by a clock driver, which is enabled by the HPC3130A CLKON
output.
The HPC3130A also provides other features such as mechanical detection circuits, attention indicators, and
interrupt signaling. The mechanical detection circuitry using the DETECT[1,0] inputs is displayed as a dotted
line and is an optional feature. Two attention indicator outputs, ATTN[1,0], are provided: one indicator to draw
the attention of the user to a particular slot for insertion/removal, and one optional indicator that can be used
to indicate fault conditions. Additional features, such as 66-MHz capability and automatic sequencing, are
discussed in the following sections.
15
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TI [ TEXAS INSTRUMENTS ]
