DM385, DM388
SPRS821D –MARCH 2013–REVISED DECEMBER 2013
www.ti.com
BUFFER
Table 3-11. Ball Characteristics (AAR Package) (continued)
BALL
RESET
REL.
PINCNTL
REGISTER NAME
AND ADDRESS[4]
PINCNTL
DEFAULT
VALUE[5]
BALL
RESET
STATE [9]
MODE
[6]
BALL NUMBER [1]
BALL NAME [2]
SIGNAL NAME [3]
TYPE [7] DSIS [8]
POWER [11]
HYS [12]
TYPE [13]
STATE [10]
D21
VOUT[0]_B_CB_C[3]
VOUT[0]_B_CB_C[3]
PINCNTL181 /
0x4814 0AD0
0x000C 0000
0x01
O
PIN
PIN
PIN
L
L
DVDD
GP2[23]
0x80
0x01
I/O
O
J23
H23
J24
E24
D24
C24
K22
B3
VOUT[0]_B_CB_C[4]
VOUT[0]_B_CB_C[5]
VOUT[0]_B_CB_C[6]
VOUT[0]_B_CB_C[7]
VOUT[0]_B_CB_C[8]
VOUT[0]_B_CB_C[9]
VOUT[0]_CLK
VOUT[0]_B_CB_C[4]
PINCNTL182 /
0x4814 0AD4
0x000C 0000
0x000C 0000
0x000C 0000
0x000C 0000
0x000C 0000
0x000C 0000
0x000C 0000
0x0004 0000
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
DVDD
DVDD
DVDD
DVDD
DVDD
DVDD
DVDD
VOUT[0]_B_CB_C[5]
VOUT[0]_B_CB_C[6]
VOUT[0]_B_CB_C[7]
VOUT[0]_B_CB_C[8]
VOUT[0]_B_CB_C[9]
VOUT[0]_CLK
PINCNTL183 /
0x4814 0AD8
0x01
0x01
0x01
0x01
0x01
0x01
O
O
O
O
O
O
PIN
PIN
PIN
PIN
PIN
PIN
PINCNTL184 /
0x4814 0ADC
PINCNTL185 /
0x4814 0AE0
PINCNTL186 /
0x4814 0AE4
PINCNTL187 /
0x4814 0AE8
PINCNTL176 /
0x4814 0ABC
VOUT[0]_FLD
VOUT[0]_FLD
CAM_PCLK
PINCNTL175 /
0x4814 0AB8
0x01
0x02
0x10
0x20
0x80
0x01
0x02
0x80
0x01
0x80
0x01
O
PIN
0
DVDD_C
I
GPMC_A[12]
UART2_RTS
GP2[02]
O
PIN
PIN
PIN
PIN
1
O
I/O
O
C25
C26
VOUT[0]_G_Y_YC[2]
VOUT[0]_G_Y_YC[3]
VOUT[0]_G_Y_YC[2]
EMU3
PINCNTL188 /
0x4814 0AEC
0x000C 0000
0x000C 0000
L
L
L
L
DVDD
DVDD
I/O
I/O
O
GP2[24]
PIN
PIN
PIN
PIN
VOUT[0]_G_Y_YC[3]
GP2[25]
PINCNTL189 /
0x4814 0AF0
I/O
O
E26
B26
A26
B25
B27
A27
F21
C28
VOUT[0]_G_Y_YC[4]
VOUT[0]_G_Y_YC[5]
VOUT[0]_G_Y_YC[6]
VOUT[0]_G_Y_YC[7]
VOUT[0]_G_Y_YC[8]
VOUT[0]_G_Y_YC[9]
VOUT[0]_HSYNC
VOUT[0]_G_Y_YC[4]
PINCNTL190 /
0x4814 0AF4
0x000C 0000
0x000C 0000
0x000C 0000
0x000C 0000
0x000C 0000
0x000C 0000
0x000C 0000
0x000C 0000
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
DVDD
DVDD
DVDD
DVDD
DVDD
DVDD
DVDD
DVDD
VOUT[0]_G_Y_YC[5]
VOUT[0]_G_Y_YC[6]
VOUT[0]_G_Y_YC[7]
VOUT[0]_G_Y_YC[8]
VOUT[0]_G_Y_YC[9]
VOUT[0]_HSYNC
PINCNTL191 /
0x4814 0AF8
0x01
0x01
0x01
0x01
0x01
0x01
O
O
O
O
O
O
PIN
PIN
PIN
PIN
PIN
PIN
PINCNTL192 /
0x4814 0AFC
PINCNTL193 /
0x4814 0B00
PINCNTL194 /
0x4814 0B04
PINCNTL195 /
0x4814 0B08
PINCNTL177 /
0x4814 0AC0
VOUT[0]_R_CR[2]
VOUT[0]_R_CR[2]
EMU4
PINCNTL196 /
0x4814 0B0C
0x01
0x02
0x80
O
PIN
1
I/O
I/O
GP2[26]
PIN
56
Device Pins
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DM385 DM388
TI [ TEXAS INSTRUMENTS ]
