欢迎访问ic37.com |
会员登录 免费注册
发布采购

DM385 参数 Datasheet PDF下载

DM385图片预览
型号: DM385
PDF下载: 下载PDF文件 查看货源
内容描述: DM385和DM388 DaVincia ? ¢数字媒体处理器 [DM385 and DM388 DaVinci™ Digital Media Processor]
分类和应用:
文件页数/大小: 280 页 / 2479 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号DM385的Datasheet PDF文件第125页浏览型号DM385的Datasheet PDF文件第126页浏览型号DM385的Datasheet PDF文件第127页浏览型号DM385的Datasheet PDF文件第128页浏览型号DM385的Datasheet PDF文件第130页浏览型号DM385的Datasheet PDF文件第131页浏览型号DM385的Datasheet PDF文件第132页浏览型号DM385的Datasheet PDF文件第133页  
DM385, DM388  
www.ti.com  
SPRS821D MARCH 2013REVISED DECEMBER 2013  
7 Power, Reset, Clocking, and Interrupts  
7.1 Power, Reset and Clock Management (PRCM) Module  
The PRCM module is the centralized management module for the power, reset, and clock control signals  
of the device. It interfaces with all the components on the device for power, clock, and reset management  
through power-control signals. It integrates enhanced features to allow the device to adapt energy  
consumption dynamically, according to changing application and performance requirements. The  
innovative hardware architecture allows a substantial reduction in leakage current.  
The PRCM module is composed of two main entities:  
Power reset manager (PRM): Handles the power, reset, wake-up management, and system clock  
source control (oscillator)  
Clock manager (CM): Handles the clock generation, distribution, and management.  
For more details on the PRCM, see the Power, Reset, and Clock Management (PRCM) Module chapter in  
the device-specific Technical Reference Manual.  
7.2 Power  
7.2.1 Voltage and Power Domains  
Every Module within the device belongs to a Core Logic Voltage Domain, Memory Voltage Domain, and a  
Power Domain (see Table 7-1).  
Table 7-1. Voltage and Power Domains  
CORE LOGIC  
VOLTAGE DOMAIN  
MEMORY VOLTAGE  
DOMAIN  
POWER  
DOMAIN  
MODULE(S)  
ARM_L  
ARM_M  
ARM Cortex-A8 Subsystem, SmartReflex Sensor 0  
ATL, HDMI, DMM, EDMA, ELM, DDR, EMAC Switch,  
GPIO Banks 0/1/2/3, GPMC, I2C0/1/2/3, IPC,  
MCASP0/1, OCMC SRAM, PCIE, PRCM, RTC,  
SD/MMC0/1/2, SPI01/2/3, Timer1/2/3/4/5/6/7/8,  
UART0/1/2, USB0/1, WDT0, System Interconnect,  
JTAG, Media Controller, ISS, SmartReflex Control  
Module 0/1, SmartReflex Sensor 1  
ALWAYS ON  
CORE_L  
CORE_M  
ISP  
ISP, CSI2 PHY LOGIC  
HDVPSS  
HDVICP  
HDVPSS, SD-DAC, HD-DAC  
HDVICP2, SmartReflex Sensor 2  
HDVICP_L  
HDVICP_M  
7.2.1.1 Core Logic Voltage Domains  
The device contains three Core Logic Voltage Domains. These domains define groups of Modules that  
share the same supply voltage for their core logic. Each Core Logic Voltage Domain is powered by a  
dedicated supply voltage rail that can be independently scaled using SmartReflex technology to trade off  
power versus performance. Table 7-2 shows the mapping between the Core Logic Voltage Domains and  
their associated supply pins.  
Copyright © 2013, Texas Instruments Incorporated  
Power, Reset, Clocking, and Interrupts  
129  
Submit Documentation Feedback  
Product Folder Links: DM385 DM388  
 
 复制成功!