欢迎访问ic37.com |
会员登录 免费注册
发布采购

CC1110F32RHHR 参数 Datasheet PDF下载

CC1110F32RHHR图片预览
型号: CC1110F32RHHR
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗的SoC (系统级芯片)与MCU,存储器,低于1GHz的射频收发器和USB控制器 [Low-Power SoC (System-on-Chip) with MCU, Memory, Sub-1 GHz RF Transceiver, and USB Controller]
分类和应用: 存储射频控制器
文件页数/大小: 249 页 / 3133 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号CC1110F32RHHR的Datasheet PDF文件第85页浏览型号CC1110F32RHHR的Datasheet PDF文件第86页浏览型号CC1110F32RHHR的Datasheet PDF文件第87页浏览型号CC1110F32RHHR的Datasheet PDF文件第88页浏览型号CC1110F32RHHR的Datasheet PDF文件第90页浏览型号CC1110F32RHHR的Datasheet PDF文件第91页浏览型号CC1110F32RHHR的Datasheet PDF文件第92页浏览型号CC1110F32RHHR的Datasheet PDF文件第93页  
CC1110Fx / CC1111Fx  
FCTL (0xAE) - Flash Control  
Bit  
7
Field Name  
BUSY  
Reset  
R/W  
R
Description  
0
0
Indicates that write or erase is in operation when set to 1  
6
SWBSY  
R
Indicates that a flash write is in progress. This byte is set to 1 after two bytes  
has been written to FWDATA.  
Do not write to FWDATA register while this bit is set.  
Not used  
5
4
R0  
0
CONTRD  
R/W  
Continuous read enable  
0
Disable. To avoid wasting power, continuous read should only be  
enabled when needed  
1
Enable. Reduces internal switching of read enables, but greatly  
increases power consumption.  
3:2  
1
00  
0
R0  
Not used  
WRITE  
ERASE  
R0/W  
When set to 1, a program command used to write data to flash memory is  
initiated.  
If ERASEis set to 1at the same time as this bit is set to 1, a page erase of the  
whole page addressed by FADDRH[6:1]is performed before the write.  
This bit will be 0 when returning from PM2 and PM3  
Page Erase. Erase page given by FADDRH[5:1].  
This bit will be 0 when returning from PM2 and PM3  
0
0
R0/W  
FWDATA (0xAF) - Flash Write Data  
Bit  
Field Name  
Reset  
R/W  
Description  
7:0  
FWDATA[7:0]  
0x00  
R/W  
If FCTL.WRITEis set to 1, writing two bytes in a row to this register starts the  
actual writing to flash memory. FCTL.SWBSYwill be 1 during the actual flash  
write  
FADDRH (0xAD) - Flash Address High Byte  
Bit  
7:6  
5:0  
Field Name  
Reset  
0
R/W  
R/W  
R/W  
Description  
Not used  
FADDRH[5:0]  
000000  
Page address / High byte of flash word address  
Bits 5:1 will select which page to access.  
FADDRL (0xAC) - Flash Address Low Byte  
Bit  
Field Name  
Reset  
R/W  
Description  
7:0  
FADDRL[7:0]  
0x00  
R/W  
Low byte of flash address  
FWT (0xAB) - Flash Write Timing  
Bit  
7:6  
5:0  
Field Name  
Reset  
0
R/W  
R/W  
R/W  
Description  
Not used  
FWT[5:0]  
0x11  
Flash Write Timing. Controls flash timing generator.  
21000 F  
16 109  
, where F is the system clock frequency (see Section 12.3.5)  
FWT  
SWRS033H  
Page 89 of 246  
 
 
 
 
 
 复制成功!