CC1110Fx / CC1111Fx
U0CSR (0x86) - USART 0 Control and Status
Bit
Field Name
Reset
R/W
Description
7
MODE
0
R/W
USART 0 mode select
0
1
SPI mode
UART mode
6
5
4
RE
0
0
0
R/W
R/W
UART 0 receiver enable
0
1
Receiver disabled
Receiver enabled
SLAVE
FE
SPI 0 master or slave mode select
0
1
SPI master
SPI slave
R/W
0
UART 0 framing error status
0
1
No framing error detected
Byte received with incorrect stop bit level
Note: TCON.URX0IF and U0CSR.RX_BYTEbit will be asserted when the first
stop bit is checked OK, meaning that if two stop bits are sent and the second
stop bit is not OK, this bit is asserted 1 bit duration later than the 2 other above
mentioned bits.
3
2
1
0
ERR
0
0
0
0
R/W
0
UART 0 parity error status
0
1
No parity error detected
Byte received with parity error
RX_BYTE
TX_BYTE
ACTIVE
R/W
0
Receive byte status
0
1
No byte received
Received byte ready
R/W
0
Transmit byte status
0
1
Byte not transmitted
Last byte written to Data Buffer register transmitted
R
USART 0 transmit/receive active status
0
1
USART 0 idle
USART 0 busy in transmit or receive mode
SWRS033H
Page 158 of 246