欢迎访问ic37.com |
会员登录 免费注册
发布采购

CC1110F32RHHR 参数 Datasheet PDF下载

CC1110F32RHHR图片预览
型号: CC1110F32RHHR
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗的SoC (系统级芯片)与MCU,存储器,低于1GHz的射频收发器和USB控制器 [Low-Power SoC (System-on-Chip) with MCU, Memory, Sub-1 GHz RF Transceiver, and USB Controller]
分类和应用: 存储射频控制器
文件页数/大小: 249 页 / 3133 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号CC1110F32RHHR的Datasheet PDF文件第11页浏览型号CC1110F32RHHR的Datasheet PDF文件第12页浏览型号CC1110F32RHHR的Datasheet PDF文件第13页浏览型号CC1110F32RHHR的Datasheet PDF文件第14页浏览型号CC1110F32RHHR的Datasheet PDF文件第16页浏览型号CC1110F32RHHR的Datasheet PDF文件第17页浏览型号CC1110F32RHHR的Datasheet PDF文件第18页浏览型号CC1110F32RHHR的Datasheet PDF文件第19页  
CC1110Fx / CC1111Fx  
Parameter  
Min  
Typ  
Max  
Unit Condition/Note  
868 MHz, 250 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0(MDMCFG2.DEM_DCFILT_OFF=1  
cannot be used for data rates > 100 kBaud)  
(GSK, 1% packet error rate, 20 bytes packet length, 127 kHz deviation, 540 kHz digital channel filter bandwidth)  
Receiver  
sensitivity  
−94  
−91  
dBm System clock running at 26 MHz  
dBm Tested conducted on [4] CC1111 USB-Dongle Reference Design, 24  
MHz clock  
MCSM0.CLOSE_IN_RX=00  
Saturation  
−16  
dBm  
dB  
Adjacent  
channel  
rejection  
27  
Desired channel 3 dB above the sensitivity limit. 750 kHz channel  
spacing  
Alternate  
channel  
rejection  
36  
17  
dB  
dB  
Desired channel 3 dB above the sensitivity limit. 750 kHz channel  
spacing  
See Figure 60 for plot of selectivity versus frequency offset  
IF frequency 304 kHz  
Image channel  
rejection,  
868 MHz  
Desired channel 3 dB above the sensitivity limit.  
915 MHz, 1.2 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0  
(2-FSK, 5.2 kHz deviation, 1% packet error rate, 20 bytes packet length, 58 kHz digital channel filter bandwidth)  
Receiver  
sensitivity  
−108  
−110  
dBm System clock running at 26 MHz  
dBm Tested conducted on [4] CC1111 USB-Dongle Reference Design, 24  
MHz clock  
The RX current consumption can be reduced by approximately 2.0 mA  
by setting MDMCFG2.DEM_DCFILT_OFF=1. The typical sensitivity is then  
−107 dBm.  
915 MHz, 38.4 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0  
(2-FSK, 1% packet error rate, 20 bytes packet length, 100 kHz digital channel filter bandwidth)  
Receiver  
sensitivity  
−100  
−100  
dBm System clock running at 26 MHz  
dBm Tested conducted on [4] CC1111 USB-Dongle Reference Design, 24  
MHz clock  
The RX current consumption can be reduced by approximately 2.1 mA  
by setting MDMCFG2.DEM_DCFILT_OFF=1. The typical sensitivity is then  
−99 dBm.  
915 MHz, 250 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0(MDMCFG2.DEM_DCFILT_OFF=1  
cannot be used for data rates > 100 kBaud)  
(MSK, 1% packet error rate, 20 bytes packet length, 540 kHz digital channel filter bandwidth)  
Receiver  
sensitivity  
93  
91  
dBm  
dBm  
System clock running at 26 MHz  
Tested conducted on [4] CC1111 USB-Dongle Reference Design, 24  
MHz clock  
915 MHz, 500 kBaud data rate, sensitivity optimized, MDMCFG2.DEM_DCFILT_OFF=0(MDMCFG2.DEM_DCFILT_OFF=1  
cannot be used for data rates > 100 kBaud)  
(MSK, 1% packet error rate, 20 bytes packet length, 812 kHz digital channel filter bandwidth)  
Receiver  
sensitivity  
86  
dBm  
System clock running at 26 MHz.  
Not tested on [4] CC1111 USB-Dongle Reference Design, 24 MHz clock  
SWRS033H  
Page 15 of 246  
 复制成功!