AM6548, AM6528, AM6526
ZHCSLA7B –DECEMBER 2019 –REVISED JUNE 2021
www.ti.com.cn
表6-71. System0 Signal Descriptions (continued)
PIN TYPE
SIGNAL NAME [1]
DESCRIPTION [2]
BALL [4]
[3]
Reference clock output for Ethernet PHYs (50MHz or
25MHz)
MCU_CLKOUT0
O
I
AB2
AB3
AB2
MCU_EXT_REFCLK0
MCU_OBSCLK0
External system clock input
Observation clock output for test and debug purposes
only
O
MCU_PORz
MCU Domain cold reset
I
O
O
I
W5
V2
MCU_PORz_OUT
MCU_RESETSTATz
MCU_RESETz
MCU Domain POR status output
MCU Domain warm reset status output
MCU Domain warm reset
V3
W4
W3
MCU_SAFETY_ERRORn
Error signal output from MCU Domain ESM
IO
MCU Domain system clock output (divided by 4) for test
and debug purposes only
MCU_SYSCLKOUT0
O
AB3
PMIC_POWER_EN0
PMIC_POWER_EN1
Power enable output for MAIN Domain supplies
Power enable output for MAIN Domain supplies
O
O
Y5
AA5
6.3.26.4 Miscellaneous
6.3.26.4.1 WKUP Domain
表6-72. Miscellaneous0 Signal Descriptions
PIN TYPE
SIGNAL NAME [1]
DESCRIPTION [2]
BALL [4]
[3]
TEMP_DIODE_P(1)
Reserved
A
W6
(1) Do not connect any signal, test point, or board trace to this signal.
6.3.26.5 EFUSE
6.3.26.5.1 MAIN Domain
表6-73. EFUSE0 Signal Descriptions
PIN TYPE
SIGNAL NAME [1]
VPP_CORE(1)
DESCRIPTION [2]
BALL [4]
[3]
Programming voltage for MAIN Domain efuses
PWR
F21
(1) This signal is valid only for High-Security devices. For more details, see 节7.7, VPP Specification for One-Time Programmable (OTP)
eFUSEs. For General Purpose devices do not connect any signal, test point, or board trace to this signal.
6.3.26.5.2 MCU Domain
表6-74. EFUSE0 Signal Descriptions
PIN TYPE
SIGNAL NAME [1]
DESCRIPTION [2]
BALL [4]
[3]
VPP_MCU(1)
Programming voltage for MCU Domain efuses
PWR
T6
(1) This signal is valid only for High-Security devices. For more details, see 节7.7, VPP Specification for One-Time Programmable (OTP)
eFUSEs. For General Purpose devices do not connect any signal, test point, or board trace to this signal.
6.3.27 Power Supply
表6-75. Power Supply Signal Description
PIN TYPE
SIGNAL NAME [1]
CAP_VDDAR_CORE0(1)
DESCRIPTION [2]
BALL [4]
[3]
External capacitor connection for CORE SRAM LDOs
External capacitor connection for CORE SRAM LDOs
External capacitor connection for CORE SRAM LDOs
CAP
CAP
CAP
P17
V17
W16
CAP_VDDAR_CORE1(1)
CAP_VDDAR_CORE2(1)
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback 105
Product Folder Links: AM6548 AM6528 AM6526