欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM6546 参数 Datasheet PDF下载

AM6546图片预览
型号: AM6546
PDF下载: 下载PDF文件 查看货源
内容描述: [具有千兆位 PRU-ICSS 的四核 Arm® Cortex®-A53 和双核 Arm Cortex-R5F Sitara™ 处理器]
分类和应用:
文件页数/大小: 286 页 / 6968 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号AM6546的Datasheet PDF文件第100页浏览型号AM6546的Datasheet PDF文件第101页浏览型号AM6546的Datasheet PDF文件第102页浏览型号AM6546的Datasheet PDF文件第103页浏览型号AM6546的Datasheet PDF文件第105页浏览型号AM6546的Datasheet PDF文件第106页浏览型号AM6546的Datasheet PDF文件第107页浏览型号AM6546的Datasheet PDF文件第108页  
AM6548, AM6528, AM6526  
ZHCSLA7B DECEMBER 2019 REVISED JUNE 2021  
www.ti.com.cn  
6.3.26.2 Clock  
6.3.26.2.1 MAIN Domain  
6-68. Clock1 Signal Descriptions  
PIN TYPE  
SIGNAL NAME [1]  
DESCRIPTION [2]  
High frequency oscillator input  
BALL [4]  
[3]  
OSC1_XI  
I
C22  
E22  
OSC1_XO  
High frequency oscillator output  
O
6.3.26.2.2 WKUP Domain  
6-69. Clock0 Signal Descriptions  
PIN TYPE  
SIGNAL NAME [1]  
DESCRIPTION [2]  
BALL [4]  
[3]  
WKUP_LFOSC0_XI  
WKUP_LFOSC0_XO  
WKUP_OSC0_XI  
Low frequency (32.768 kHz) oscillator input  
Low frequency (32.768 kHz) oscillator output  
High frequency oscillator input  
I
AE4  
AC4  
AD5  
AE6  
O
I
WKUP_OSC0_XO  
High frequency oscillator output  
O
6.3.26.3 System  
6.3.26.3.1 MAIN Domain  
6-70. System0 Signal Descriptions  
PIN TYPE  
SIGNAL NAME [1]  
DESCRIPTION [2]  
BALL [4]  
[3]  
External clock input to Main Domain, routed to Timer  
clock muxes as one of the selectable input clock sources  
for Timer/WDT modules, or as reference clock to  
MAIN_PLL2 (PER1 PLL)  
EXT_REFCLK1  
I
A22  
GPMC functional clock output selected through a mux  
logic  
GPMC0_FCLK_MUX  
NMIn  
O
I
R28  
F18  
C23  
External Interrupt  
Observation clock output for test and debug purposes  
only  
OBSCLK0  
O
PORz  
Main Domain cold reset  
I
E19  
C19  
AF9  
AF10  
AE8  
AE9  
D19  
F17  
PORz_OUT  
REFCLK0N  
REFCLK0P  
REFCLK1N  
REFCLK1P  
RESETSTATz  
RESETz  
Main Domain POR status output  
O
O
O
O
O
O
I
SERDES Differential Clock Output (negative)  
SERDES Differential Clock Output (positive)  
SERDES Differential Clock Output (negative)  
SERDES Differential Clock Output (positive)  
Main Domain warm reset status output  
Main Domain warm reset  
SOC_SAFETY_ERRORn  
Error signal output from Main Domain ESM  
IO  
E20  
SYSCLK0 output from Main PLL controller (divided by 4)  
for test and debug purposes only  
SYSCLKOUT0  
O
B22  
6.3.26.3.2 WKUP Domain  
6-71. System0 Signal Descriptions  
PIN TYPE  
SIGNAL NAME [1]  
DESCRIPTION [2]  
BALL [4]  
[3]  
MCU Bypass reset circuitry input. 0 = Internal POR is  
used, 1 = External MCU_PORz signal is used.  
MCU_BYP_POR  
I
V5  
Copyright © 2021 Texas Instruments Incorporated  
104 Submit Document Feedback  
Product Folder Links: AM6548 AM6528 AM6526  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 复制成功!