欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM3352BZCZD80 参数 Datasheet PDF下载

AM3352BZCZD80图片预览
型号: AM3352BZCZD80
PDF下载: 下载PDF文件 查看货源
内容描述: 的Sitara AM335x ARM Cortex-A8的微处理器(MPU ) [Sitara AM335x ARM Cortex-A8 Microprocessors (MPUs)]
分类和应用: 微控制器和处理器外围集成电路微处理器时钟
文件页数/大小: 236 页 / 2887 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号AM3352BZCZD80的Datasheet PDF文件第48页浏览型号AM3352BZCZD80的Datasheet PDF文件第49页浏览型号AM3352BZCZD80的Datasheet PDF文件第50页浏览型号AM3352BZCZD80的Datasheet PDF文件第51页浏览型号AM3352BZCZD80的Datasheet PDF文件第53页浏览型号AM3352BZCZD80的Datasheet PDF文件第54页浏览型号AM3352BZCZD80的Datasheet PDF文件第55页浏览型号AM3352BZCZD80的Datasheet PDF文件第56页  
AM3359, AM3358, AM3357  
AM3356, AM3354, AM3352  
SPRS717F OCTOBER 2011REVISED APRIL 2013  
www.ti.com  
(1) SIGNAL NAME: The signal name  
(2) DESCRIPTION: Description of the signal  
(3) TYPE: Ball type for this specific function:  
I = Input  
O = Output  
I/O = Input/Output  
D = Open drain  
DS = Differential  
A = Analog  
(4) BALL: Package ball location  
Table 2-8. ADC Signals Description  
TYPE  
[3]  
SIGNAL NAME [1]  
DESCRIPTION [2]  
Analog Input/Output  
ZCE BALL [4]  
B8  
ZCZ BALL [4]  
AIN0  
A
A
A
A
A
A
A
A
B6  
AIN1  
Analog Input/Output  
Analog Input/Output  
Analog Input/Output  
Analog Input/Output  
Analog Input  
A11  
A8  
C7  
B7  
A7  
C8  
B8  
A8  
C9  
A9  
B9  
AIN2  
AIN3  
B11  
C8  
AIN4  
AIN5  
B12  
A10  
A12  
B9  
AIN6  
Analog Input  
AIN7  
Analog Input  
VREFN  
VREFP  
Analog Negative Reference Input  
Analog Positive Reference Input  
AP  
AP  
A9  
Table 2-9. Debug Subsystem Signals Description  
TYPE  
SIGNAL NAME [1]  
DESCRIPTION [2]  
[3]  
ZCE BALL [4]  
A15  
ZCZ BALL [4]  
EMU0  
EMU1  
EMU2  
EMU3  
EMU4  
nTRST  
TCK  
MISC EMULATION PIN  
MISC EMULATION PIN  
MISC EMULATION PIN  
MISC EMULATION PIN  
MISC EMULATION PIN  
JTAG TEST RESET (ACTIVE LOW)  
JTAG TEST CLOCK  
I/O  
I/O  
I/O  
I/O  
I/O  
I
C14  
D14  
B14  
A18, C15  
B15, B18  
B16, U17  
A13  
A15, A17, C13  
B17, D13, D14  
A14, C15, T13  
B10  
I
B14  
A12  
TDI  
JTAG TEST DATA INPUT  
JTAG TEST DATA OUTPUT  
JTAG TEST MODE SELECT  
I
B13  
B11  
TDO  
O
A14  
A11  
TMS  
I
C14  
C11  
Table 2-10. LCD Controller Signals Description  
TYPE  
SIGNAL NAME [1]  
DESCRIPTION [2]  
[3]  
ZCE BALL [4]  
ZCZ BALL [4]  
lcd_ac_bias_en  
lcd_data0  
LCD AC bias enable chip select  
LCD data bus  
O
W7  
U1  
U2  
U5  
V5  
R6  
R1  
R2  
U3  
U4  
V2  
V3  
V4  
T5  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
O
lcd_data1  
LCD data bus  
lcd_data10  
lcd_data11  
lcd_data12  
lcd_data13  
lcd_data14  
lcd_data15  
lcd_data16  
LCD data bus  
LCD data bus  
LCD data bus  
V6  
LCD data bus  
U6  
W6  
V7  
LCD data bus  
LCD data bus  
LCD data bus  
V17  
U13  
52  
Terminal Description  
Copyright © 2011–2013, Texas Instruments Incorporated  
Submit Documentation Feedback  
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352  
 
 
 
 
 复制成功!