欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM3352BZCZD80 参数 Datasheet PDF下载

AM3352BZCZD80图片预览
型号: AM3352BZCZD80
PDF下载: 下载PDF文件 查看货源
内容描述: 的Sitara AM335x ARM Cortex-A8的微处理器(MPU ) [Sitara AM335x ARM Cortex-A8 Microprocessors (MPUs)]
分类和应用: 微控制器和处理器外围集成电路微处理器时钟
文件页数/大小: 236 页 / 2887 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号AM3352BZCZD80的Datasheet PDF文件第50页浏览型号AM3352BZCZD80的Datasheet PDF文件第51页浏览型号AM3352BZCZD80的Datasheet PDF文件第52页浏览型号AM3352BZCZD80的Datasheet PDF文件第53页浏览型号AM3352BZCZD80的Datasheet PDF文件第55页浏览型号AM3352BZCZD80的Datasheet PDF文件第56页浏览型号AM3352BZCZD80的Datasheet PDF文件第57页浏览型号AM3352BZCZD80的Datasheet PDF文件第58页  
AM3359, AM3358, AM3357  
AM3356, AM3354, AM3352  
SPRS717F OCTOBER 2011REVISED APRIL 2013  
www.ti.com  
2.3.1 External Memory Interfaces  
Table 2-11. External Memory Interfaces/DDR Signals Description  
TYPE  
[3]  
SIGNAL NAME [1]  
DESCRIPTION [2]  
ZCE BALL [4]  
F3  
ZCZ BALL [4]  
ddr_a0  
ddr_a1  
ddr_a10  
ddr_a11  
ddr_a12  
ddr_a13  
ddr_a14  
ddr_a15  
ddr_a2  
ddr_a3  
ddr_a4  
ddr_a5  
ddr_a6  
ddr_a7  
ddr_a8  
ddr_a9  
DDR SDRAM ROW/COLUMN ADDRESS  
OUTPUT  
O
F3  
DDR SDRAM ROW/COLUMN ADDRESS  
OUTPUT  
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
J2  
H1  
F4  
F2  
E3  
H3  
H4  
D3  
E4  
C3  
C2  
B1  
D5  
E2  
D4  
C1  
DDR SDRAM ROW/COLUMN ADDRESS  
OUTPUT  
E2  
G4  
F4  
H1  
H3  
E3  
D1  
B3  
E5  
A2  
B1  
D2  
C3  
B2  
DDR SDRAM ROW/COLUMN ADDRESS  
OUTPUT  
DDR SDRAM ROW/COLUMN ADDRESS  
OUTPUT  
DDR SDRAM ROW/COLUMN ADDRESS  
OUTPUT  
DDR SDRAM ROW/COLUMN ADDRESS  
OUTPUT  
DDR SDRAM ROW/COLUMN ADDRESS  
OUTPUT  
DDR SDRAM ROW/COLUMN ADDRESS  
OUTPUT  
DDR SDRAM ROW/COLUMN ADDRESS  
OUTPUT  
DDR SDRAM ROW/COLUMN ADDRESS  
OUTPUT  
DDR SDRAM ROW/COLUMN ADDRESS  
OUTPUT  
DDR SDRAM ROW/COLUMN ADDRESS  
OUTPUT  
DDR SDRAM ROW/COLUMN ADDRESS  
OUTPUT  
DDR SDRAM ROW/COLUMN ADDRESS  
OUTPUT  
DDR SDRAM ROW/COLUMN ADDRESS  
OUTPUT  
ddr_ba0  
ddr_ba1  
ddr_ba2  
ddr_casn  
DDR SDRAM BANK ADDRESS OUTPUT  
DDR SDRAM BANK ADDRESS OUTPUT  
DDR SDRAM BANK ADDRESS OUTPUT  
O
O
O
O
A3  
E1  
B4  
F1  
C4  
E1  
B3  
F1  
DDR SDRAM COLUMN ADDRESS STROBE  
OUTPUT (ACTIVE LOW)  
ddr_ck  
DDR SDRAM CLOCK OUTPUT (Differential+)  
DDR SDRAM CLOCK ENABLE OUTPUT  
DDR SDRAM CHIP SELECT OUTPUT  
DDR SDRAM DATA INPUT/OUTPUT  
DDR SDRAM DATA INPUT/OUTPUT  
DDR SDRAM DATA INPUT/OUTPUT  
DDR SDRAM DATA INPUT/OUTPUT  
DDR SDRAM DATA INPUT/OUTPUT  
DDR SDRAM DATA INPUT/OUTPUT  
DDR SDRAM DATA INPUT/OUTPUT  
DDR SDRAM DATA INPUT/OUTPUT  
DDR SDRAM DATA INPUT/OUTPUT  
DDR SDRAM DATA INPUT/OUTPUT  
O
C2  
G3  
H2  
N4  
P4  
M3  
M4  
M2  
M1  
N2  
N1  
P2  
P1  
D2  
G3  
H2  
M3  
M4  
K2  
K3  
K4  
L3  
ddr_cke  
ddr_csn0  
ddr_d0  
O
O
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
ddr_d1  
ddr_d10  
ddr_d11  
ddr_d12  
ddr_d13  
ddr_d14  
ddr_d15  
ddr_d2  
L4  
M1  
N1  
N2  
ddr_d3  
54  
Terminal Description  
Copyright © 2011–2013, Texas Instruments Incorporated  
Submit Documentation Feedback  
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352  
 复制成功!