欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM3352BZCZD80 参数 Datasheet PDF下载

AM3352BZCZD80图片预览
型号: AM3352BZCZD80
PDF下载: 下载PDF文件 查看货源
内容描述: 的Sitara AM335x ARM Cortex-A8的微处理器(MPU ) [Sitara AM335x ARM Cortex-A8 Microprocessors (MPUs)]
分类和应用: 微控制器和处理器外围集成电路微处理器时钟
文件页数/大小: 236 页 / 2887 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号AM3352BZCZD80的Datasheet PDF文件第208页浏览型号AM3352BZCZD80的Datasheet PDF文件第209页浏览型号AM3352BZCZD80的Datasheet PDF文件第210页浏览型号AM3352BZCZD80的Datasheet PDF文件第211页浏览型号AM3352BZCZD80的Datasheet PDF文件第213页浏览型号AM3352BZCZD80的Datasheet PDF文件第214页浏览型号AM3352BZCZD80的Datasheet PDF文件第215页浏览型号AM3352BZCZD80的Datasheet PDF文件第216页  
AM3359, AM3358, AM3357  
AM3356, AM3354, AM3352  
SPRS717F OCTOBER 2011REVISED APRIL 2013  
www.ti.com  
10  
10  
9
McASP[x]_ACLKR/X (Falling Edge Polarity)  
McASP[x]_AHCLKR/X (Rising Edge Polarity)  
12  
11  
12  
McASP[x]_ACLKR/X (CLKRP = CLKXP = 1)(A)  
McASP[x]_ACLKR/X (CLKRP = CLKXP = 0)(B)  
13  
13  
13  
13  
McASP[x]_AFSR/X (Bit Width, 0 Bit Delay)  
McASP[x]_AFSR/X (Bit Width, 1 Bit Delay)  
McASP[x]_AFSR/X (Bit Width, 2 Bit Delay)  
McASP[x]_AFSR/X (Slot Width, 0 Bit Delay)  
McASP[x]_AFSR/X (Slot Width, 1 Bit Delay)  
McASP[x]_AFSR/X (Slot Width, 2 Bit Delay)  
13  
13  
13  
McASP[x]_AXR[x] (Data Out/Transmit)  
14  
15  
A0 A1  
A30 A31 B0 B1  
B30 B31 C0 C1 C2 C3  
C31  
A. For CLKRP = CLKXP = 1, the McASP transmitter is configured for falling edge (to shift data out) and the McASP  
receiver is configured for rising edge (to shift data in).  
B. For CLKRP = CLKXP = 0, the McASP transmitter is configured for rising edge (to shift data out) and the McASP  
receiver is configured for falling edge (to shift data in).  
Figure 5-87. McASP Output Timing  
212  
Peripheral Information and Timings  
Copyright © 2011–2013, Texas Instruments Incorporated  
Submit Documentation Feedback  
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352  
 复制成功!