www.ti.com
SBAS014A – MARCH 1992 – REVISED SEPTEMBER 2010
TIMING INFORMATION
t
1
R/C
t
12
t
2
t
3
BUSY
t
4
t
5
t
6
MODE
Acquire
Convert
t
7
Acquire
t
8
Convert
DATA BUS
Data Valid
t
9
Hi-Z State
Data Valid
t
10
Hi-Z State
Figure 1. Conversion Timing with Outputs Enabled After Conversion (CS Tied Low)
t
11
R/C
t
1
CS
t
11
t
11
t
11
t
3
BUSY
t
4
t
5
t
6
MODE
Acquire
Convert
t
7
t
2
DATA
BUS
Hi-Z State
t
13
Data Valid
t
9
Hi-Z State
Acquire
Figure 2. Using CS to Control Conversion and Read Timing
TIMING REQUIREMENTS (T
MIN
to T
MAX
)
SYMBOL
t
1
t
2
t
3
t
4
t
5
t
6
t
7
t
8
t
7
, t
8
t
9
t
10
t
11
t
12
t
13
Convert pulse width
Data valid delay after R/C low
BUSY delay from R/C low
BUSY low
BUSY delay after end of conversion
Aperture delay
Conversion time
Acquisition time
Throughput time
Bus relinquish time
BUSY delay after data valid
R/C to CS setup time
Time between conversions
Bus access time
10
20
10
1250
10
25
62
DESCRIPTION
MIN
40
955
70
950
90
20
910
200
1110
50
65
1020
230
1250
83
120
1095
125
1080
TYP
MAX
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Copyright © 1992–2010, Texas Instruments Incorporated
Product Folder Link(s):
5
TI [ TEXAS INSTRUMENTS ]
