欢迎访问ic37.com |
会员登录 免费注册
发布采购

THCV231-Q 参数 Datasheet PDF下载

THCV231-Q图片预览
型号: THCV231-Q
PDF下载: 下载PDF文件 查看货源
内容描述: [SerDes transmitter and receiver with bi-directional transceiver]
分类和应用:
文件页数/大小: 58 页 / 1447 K
品牌: THINE [ THINE ELECTRONICS, INC. ]
 浏览型号THCV231-Q的Datasheet PDF文件第39页浏览型号THCV231-Q的Datasheet PDF文件第40页浏览型号THCV231-Q的Datasheet PDF文件第41页浏览型号THCV231-Q的Datasheet PDF文件第42页浏览型号THCV231-Q的Datasheet PDF文件第44页浏览型号THCV231-Q的Datasheet PDF文件第45页浏览型号THCV231-Q的Datasheet PDF文件第46页浏览型号THCV231-Q的Datasheet PDF文件第47页  
THCV231-Q_THCV236-Q_Rev.2.60_E  
Table 47. Switching Characteristics (THCV236-Q)  
Symbol  
tRBIT  
tRCP  
tRCH  
tRCL  
Parameter  
Unit Interval  
Condition  
Min  
250  
Typ  
-
Max  
1666  
Unit  
ps  
ns  
ns  
ns  
-
CLKOUT Period  
CLKOUT High Time  
CLKOUT Low Time  
Data Output Period  
Power On to PDN0  
High Delay  
See Table 16  
1000/Freq.Range[MHz]  
-
-
-
-
-
-
tRCP/2  
tRCP/2  
tRCP  
-
-
-
tDOUT  
ns  
tRPD  
tRDC  
-
0
-
-
ns  
MAINMODE=1,HFSEL=0  
MAINMODE=1,HFSEL=1  
61×tRCP  
116×tRCP  
-
-
70×tRCP  
140×tRCP  
ns  
ns  
Input Data to Output  
Clock Delay  
PDN0 High to  
HTPDN Low Delay  
PDN0 Low to  
HTPDN High Delay  
Training Pattern  
tRHPD0  
tRHPD1  
-
-
-
-
-
-
10  
50  
ms  
us  
tRPLL0 Input to LOCKN  
Low Delay  
-
-
-
10  
ms  
PDN0 Low to  
LOCKN High Delay  
LOCKN Low to Data  
Output Delay  
LOCKN High to Data  
Output Stop Delay  
tRPLL1  
-
-
-
-
-
-
-
-
-
10  
5
us  
ms  
us  
tRLCK0  
tRLCK1  
10  
PDN0 High to  
tROSC0 Permanent Clock  
output Delay  
LOCKN Low to  
tROSC1 Permanent Clock  
output Low Delay  
LOCKN High to  
tROSC2 Permanent Clock  
output Delay  
OUTSEL=1  
OUTSEL=1  
OUTSEL=1  
-
-
-
-
-
-
5
1
ms  
ms  
us  
10  
Data Output Setup  
to CLKOUT  
Data Output Hold to  
CLKOUT  
tRS  
-
-
0.45×tRCP-0.65  
0.45×tRCP-0.65  
-
-
-
-
ns  
ns  
tRH  
Clock , TTLDRV=0  
Data , TTLDRV=0  
Clock , TTLDRV=1  
Data , TTLDRV=1  
Clock , TTLDRV=0  
Data , TTLDRV=0  
Clock , TTLDRV=1  
Data , TTLDRV=1  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
2.0  
3.5  
0.8  
1.9  
2.4  
4.4  
1.0  
2.2  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Clock, Data Output  
Low to High  
Transition Time  
tTLH  
tTHL  
Clock, Data Output  
High to Low  
Transition Time  
Table 48. CML Bi-Directional Switching Characteristics  
Symbol  
Parameter  
Condition  
Min  
Typ  
Max  
Unit  
tBUI  
Bi-Directional Buffer Unit Interval  
Bi-Directional Buffer  
Rise and Fall Time(20%-80%)  
-
80  
100  
120  
ns  
tBRF  
-
150  
-
1000  
ps  
Bi-Directional Buffer  
tBPJTX Transmitter Period Jitter Accuracy  
(peak to peak)  
Bi-Directional Buffer  
tBPJRX Receiver Period Jitter Tolerance  
(peak to peak)  
-
-
-
-
1
ns  
-
8
-
ns  
Copyright©2017 THine Electronics, Inc.  
THine Electronics, Inc.  
43/58  
Security E  
 复制成功!