78P2351 Single Channel OC-3/STM1-E/E4 Line Interface Unit
REGISTER DESCRIPTION (continued)
ADDRESS 1-2: ADVANCED TRANSMIT CONTROL REGISTER 1
DFLT
BIT
NAME
TYPE
DESCRIPTION
VALUE
000000 Reserved.
Transmit Driver Peaking Enable:
7:2
--
R/W
When high, adds a 2% peak to the beginning of a transition in the CMI
line driver to compensate for low inductive backplanes.
1
0
TPK
R/W
R/W
0
0: Normal Operation
1: Add peaking
Transmit Fixed Equalizer Enable:
When enabled, compensates for between 0.75m and 1.5m of FR4 trace
to the serial LVPECL data inputs SIDP/N
TXEQ
0
0: Normal Operation
1: Enable equalizer
ADDRESS 1-3: ADVANCED TRANSMIT CONTROL REGISTER 0
DFLT
BIT
NAME
TYPE
DESCRIPTION
VALUE
10101 Reserved.
Transmit Driver Amplitude Boost:
7:3
--
R/W
Adds 5% or 10% of boost to the CMI output.
00 : Normal amplitude
01 : 5% boost
2:1
0
BST[1:0]
--
R/W
R/W
00
10 : Reserved
11 : 10% boost
0
Reserved.
ADDRESS 1-4: MODE CONTROL REGISTER 2
DFLT
BIT
NAME
CMI
--
TYPE
DESCRIPTION
VALUE
Line Interface Mode Selection:
0: Optical (LVPECL). CMI ENDEC and line driver are disabled.
7
R/W
1
1: Coaxial cable (CMI encoded). CMI ENDEC enabled. Optical
(NRZ) interface disabled.
6:0
R/W XX00000 Reserved.
13
TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
