71M6511/71M6511H
Single-Phase Energy Meter IC
DATA SHEET
AUGUST 2007
FLSH_ERASE
SFR 94
W
Flash Erase Initiate
FLSH_ERASE is used to initiate either the Flash Mass Erase cycle or
the Flash Page Erase cycle. Specific patterns are expected for
FLSH_ERASE in order to initiate the appropriate Erase cycle.
(default = 0x00).
0x55 – Initiate Flash Page Erase cycle. Must be proceeded by a write
to FLSH_PGADR @ SFR 0xB7.
0xAA – Initiate Flash Mass Erase cycle. Must be proceeded by a write
to FLSH_MEEN @ SFR 0xB2 and the debug (CC) port must
be enabled.
Any other pattern written to FLSH_ERASE will have no effect.
Mass Erase Enable
0 – Mass Erase disabled (default).
1 – Mass Erase enabled.
Must be re-written for each new Mass Erase cycle.
Flash Page Erase Address
FLSH_MEEN
SFR B2[1]
W
W
FLSH_PGADR
FLSH_PWE
SFR B7[7:1]
SFR B2[0]
FLSH_PGADR[6:0] – Flash Page Address (page 0 thru 127) that will
be erased during the Page Erase cycle. (default = 0x00).
Must be re-written for each new Page Erase cycle.
R/W Program Write Enable
0 – MOVX commands refer to XRAM Space, normal operation
(default).
1 – MOVX @DPTR,A moves A to Program Space (Flash) @ DPTR.
This bit is automatically reset after each byte written to flash. Writes to
this bit are inhibited when interrupts are enabled.
IE_XFER
IE_RTC
SFR E8[0]
SFR E8[1]
R/W Interrupt flags. These flags are part of the WDI SFR register and mo-
nitor the XFER_BUSY interrupt and the RTC_1SEC interrupt. The
flags are set by hardware and must be cleared by the interrupt handler.
See also WD_RST.
INTBITS
SFR F8[6:0]
R
Interrupt inputs. The MPU may read these bits to see the input to
external interrupts INT0, INT1, up to INT6. These bits do not have any
memory and are primarily intended for debug use.
LCD_BSTEN
LCD_CLK[1:0]
2020[7]
2021[1:0]
R/W Enables the LCD voltage boost circuit.
R/W Sets the LCD clock frequency for COM/SEG pins (not the frame rate.
Note: fw = CKFIR/128
00: fw/29, 01: fw/28, 10: fw/27, 11: fw/26
LCD_EN
2021[5]
R/W Enables the LCD display. When disabled, VLC2, VLC1, and VLC0 are
ground as are the COM and SEG outputs.
LCD_FS[4:0]
2022[4:0]
R/W Controls the LCD full scale voltage, VLC2:
LCD _ FS
VLC2 = VLCD ⋅(0.7 + 0.3
)
31
Page: 60 of 95
© 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
