71M6511/71M6511H
Single-Phase Energy Meter IC
DATA SHEET
AUGUST 2007
FIRMWARE INTERFACE
I/O RAM MAP – In Numerical Order
‘Not Used’ bits are blacked out and contain no memory and are read by the MPU as zero. RESERVED bits are in use and
should not be changed.
Name
Addr
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Configuration:
EQU[2:0]
CE_EN
TMUX[3:0]
SUM_CYCLES[5:0]
CE0
CE1
CE2
2000
2001
2002
PRE_SAMPS[1:0]
MUX_DIV[1:0]
CHOP_EN[1:0]
RTM_EN
RESERVED
RESERVED CKOUT_DIS VREF_DIS
WD_OVF
MUX_ALT
DIO_PV
EX_RTC
EX_XFR
COMP_STAT[0]
RESERVED
COMP0 2003
CONFIG0 2004
CONFIG1 2005
VERSION 2006
VREF_CAL
RESERVED
MPU_DIV
FLASH66Z
ECK_DIS
FIR_LEN
ADC_DIS
MUX_E
VERSION[7:0]
Digital I/O:
OPT_TXDIS
RESERVED
RESERVED
DIO_R5[2:0]
DIO_R7[2:0]
DIO_R9[2:0]
DIO_R11[2:0]
DIO_EEX
DIO_PW
DIO0
DIO1
DIO2
DIO3
DIO4
DIO5
DIO6
2008
2009
200A
200B
200C
200D
200E
RESERVED
RESERVED
DIO_R4[2:0]
DIO_R6[2:0]
DIO_R8[2:0]
DIO_R10[2:0]
Real Time Clock:
RTC_SEC[5:0]
RTC_MIN[5:0]
RTC_HR[4:0]
RTC_DAY[2:0]
RTC_DATE[4:0]
RTC_MO[3:0]
RTC_YR[7:0]
RTC0
RTC1
RTC2
RTC3
RTC4
RTC5
RTC6
RTC7
2015
2016
2017
2018
2019
201A
201B
201C
RTC_DEC_SEC RTC_INC_SEC
LCD Display Interface:
LCD_BSTEN
LCD_NUM[4:0]
LCDX
LCDY
LCDZ
LCD0
LCD1
…
LCD19
LCD20
…
LCD23
LCD24
…
2020
2021
2022
2030
2031
…
2043
2044
…
2047
2048
…
LCD_EN
LCD_MODE[2:0]
LCD_CLK[1:0]
LCD_FS[4:0]
LCD_SEG0[3:0]
LCD_SEG1[3:0]
…
LCD_SEG19[3:0]
RESERVED
…
RESERVED
LCD_SEG24[3:0]
…
LCD_SEG31[3:0]
LCD_SEG32[3:0]
LCD_SEG33[3:0]
LCD_SEG34[3:0]
LCD_SEG35[3:0]
LCD_SEG36[3:0]
LCD31
LCD32
LCD33
LCD34
LCD35
LCD36
204F
2050
2051
2052
2053
2054
Page: 56 of 95
© 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
