欢迎访问ic37.com |
会员登录 免费注册
发布采购

78P2342JAT-IGT 参数 Datasheet PDF下载

78P2342JAT-IGT图片预览
型号: 78P2342JAT-IGT
PDF下载: 下载PDF文件 查看货源
内容描述: [PCM Transceiver, 1-Func, PQFP100, LQFP-100]
分类和应用: PC电信电信集成电路
文件页数/大小: 36 页 / 366 K
品牌: TDK [ TDK ELECTRONICS ]
 浏览型号78P2342JAT-IGT的Datasheet PDF文件第4页浏览型号78P2342JAT-IGT的Datasheet PDF文件第5页浏览型号78P2342JAT-IGT的Datasheet PDF文件第6页浏览型号78P2342JAT-IGT的Datasheet PDF文件第7页浏览型号78P2342JAT-IGT的Datasheet PDF文件第9页浏览型号78P2342JAT-IGT的Datasheet PDF文件第10页浏览型号78P2342JAT-IGT的Datasheet PDF文件第11页浏览型号78P2342JAT-IGT的Datasheet PDF文件第12页  
78P2342JAT  
2-port E3/DS3/STS-1 LIU  
with Jitter Attenuator  
REGISTER DESCRIPTION (continued)  
LEGEND  
TYPE DESCRIPTION  
TYPE DESCRIPTION  
R/W Read or Write  
R/O  
Read only  
GLOBAL REGISTERS  
ADDRESS 0-0: MASTER CONTROL REGISTER  
DFLT  
BIT  
NAME  
TYPE  
DESCRIPTION  
VALUE  
Register Control Enable:  
0 : Pin selection overrides register settings  
1 : Device is controlled via register set.  
7
REGEN  
R/W  
0
NOTE: Pin 15 (ENDEC) must be tied low when REGEN is enabled.  
Line Speed Selection: Selects the line speed of all channels as well as  
the input clock frequency at the CKREF pin.  
[DS3 E3] = 00 : STS-1 (51.840MHz)  
01 : E3 (34.368MHz)  
6
5
DS3  
E3  
R/W  
R/W  
X
X
10 : DS3 (44.736MHz)  
11 : STS-1 (51.840MHz)  
NOTE: The default values of these register bits depend on the state of  
the MSL0 pin upon power-up or reset.  
Encoder/Decoder Disable:  
0 : selects NRZ digital data interface  
1 : selects AMI digital data interface  
4
ENDEC  
R/W  
0
NOTE: Relevant only when the REGEN bit is set. Otherwise, ENDEC pin  
selection prevails.  
RCLK Polarity Selection:  
3
2
RCLKP  
TCLKP  
R/W  
R/W  
0
0
0 : Receive Data clocked out on the falling-edge of RCLK  
1 : Receive Data clocked out on the rising-edge of RCLK  
TCLK Polarity Selection:  
0 : Transmit Data clocked in on the rising-edge of TCLK  
1 : Transmit Data clocked in on the falling-edge of TCLK  
1
0
RSVD  
SRST  
R/O  
R/W  
X
0
Reserved  
Register Soft-Reset: When this bit is set, all registers are reset to their  
default values. Also resets Jitter Attenuator to “centered” states. This  
register bit is self-clearing.  
- 8 -