DS90UB913Q, DS90UB914Q
SNLS420B –JULY 2012–REVISED APRIL 2013
www.ti.com
Table 2. DS90UB914Q Control Registers (continued)
Addr
(Hex)
Name
Bits
Field
R/W
Default
Description
7-bit Remote Slave Device Alias ID 4
Configures the decoder for detecting
transactions designated for an I2C Slave device
attached to the remote Serializer. The
transaction will be remapped to the address
specified in the Slave ID4 register. A value of 0
in this field disables access to the remote I2C
Slave.
7:1
0
Slave Alias ID4
RSVD
RW
0x00
0x14
0x15
0x16
0x17
Slave Alias[4]
Reserved
7-bit Remote Slave Device Alias ID 5
Configures the decoder for detecting
transactions designated for an I2C Slave device
attached to the remote Serializer. The
transaction will be remapped to the address
specified in the Slave ID5 register. A value of 0
in this field disables access to the remote I2C
Slave.
7:1
0
Slave Alias ID5
RSVD
RW
RW
RW
0x00
0x00
0x00
Slave Alias[5]
Slave Alias[6]
Slave Alias[7]
Reserved
7-bit Remote Slave Device Alias ID 6
Configures the decoder for detecting
transactions designated for an I2C Slave device
attached to the remote Serializer. The
transaction will be remapped to the address
specified in the Slave ID6 register. A value of 0
in this field disables access to the remote I2C
Slave.
7:1
0
Slave Alias ID6
RSVD
Reserved
7-bit Remote Slave Device Alias ID 7
Configures the decoder for detecting
transactions designated for an I2C Slave device
attached to the remote Serializer. The
transaction will be remapped to the address
specified in the Slave ID7 register. A value of 0
in this field disables access to the remote I2C
Slave.
7:1
Slave Alias ID7
RSVD
0
Reserved
Parity errors threshold on the Forward channel
during normal information. This sets the
maximum number of parity errors that can be
counted using register 0x1A.
Parity Errors
Threshold
Parity Error
Threshold Byte 0
0x18
0x19
7:0
RW
RW
0
0
Least significant Byte.
Parity errors threshold on the Forward channel
during normal operation. This sets the
maximum number of parity errors that can be
counted using register 0x1B.
Parity Errors
Threshold
Parity Error
Threshold Byte 1
7:0
Most significant Byte
Number of parity errors in the Forward channel
during normal operation.
Least significant Byte
0x1A
0x1B
Parity Errors
Parity Errors
7:0
7:0
Parity Error Byte 0
Parity Error Byte 1
RW
RW
0
0
Number of parity errors in the Forward channel
during normal operation
Most significant Byte
32
Submit Documentation Feedback
Copyright © 2012–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB913Q DS90UB914Q
TAOS [ TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ]
