欢迎访问ic37.com |
会员登录 免费注册
发布采购

CC2510F8RSP 参数 Datasheet PDF下载

CC2510F8RSP图片预览
型号: CC2510F8RSP
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗的SoC (系统级芯片)与MCU,存储器, 2.4 GHz射频收发器和USB控制器 [Low-Power SoC (System-on-Chip) with MCU, Memory, 2.4 GHz RF Transceiver, and USB Controller]
分类和应用: 存储射频控制器
文件页数/大小: 244 页 / 2899 K
品牌: TAOS [ TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ]
 浏览型号CC2510F8RSP的Datasheet PDF文件第172页浏览型号CC2510F8RSP的Datasheet PDF文件第173页浏览型号CC2510F8RSP的Datasheet PDF文件第174页浏览型号CC2510F8RSP的Datasheet PDF文件第175页浏览型号CC2510F8RSP的Datasheet PDF文件第177页浏览型号CC2510F8RSP的Datasheet PDF文件第178页浏览型号CC2510F8RSP的Datasheet PDF文件第179页浏览型号CC2510F8RSP的Datasheet PDF文件第180页  
C2510Fx / CC2511Fx  
(if enabled) to signal that a new data packet  
has been received. The  
A data packet has been received  
(USBCSOL.OUTPKT_RDY=1)  
USBCSOL.FIFO_FULL bit will be set when  
there are two data packets in the OUT FIFO.  
A  
STALL  
has  
been  
sent  
Only  
(USBCSIL.SENT_STALL=1).  
Bulk/Interrupt endpoints can be stalled  
The AutoClear feature is supported for OUT  
endpoints.  
When  
enabled,  
the  
Any  
of  
these  
events  
to  
will  
be  
cause  
asserted  
USBCSOL.OUTPKT_RDY  
bit is  
cleared  
USBOIF.OUTEPxIF  
automatically when USBMAXObytes have been  
read from the OUT FIFO. The AutoClear  
regardless of the status of the OUT EPx  
interrupt mask bit USBOIE.OUTEPxIE. If the  
OUT EPx interrupt mask bit is set to 1, the  
CPU interrupt flag IRCON2.USBIFwill also be  
asserted. An interrupt request is only  
generated  
USBOIE.OUTEPxIEare both set to 1.  
feature  
is  
enabled  
by  
setting  
USBCSOH.AUTOCLEAR=1.  
The  
AutoClear  
feature can be used to reduce the time the  
data packet occupies the OUT FIFO buffer and  
is typically used for bulk endpoints.  
if  
IEN2.USBIE  
and  
A complementary AutoSet feature is supported  
for IN endpoints. When enabled, the  
USBCSIL.INPKT_RDY bit is set automatically  
when USBMAXIbytes have been written to the  
IN FIFO. The AutoSet feature is enabled by  
setting USBCSIH.AUTOSET=1. The AutoSet  
feature can reduce the overall time it takes to  
send a data packet and is typically used for  
bulk endpoints.  
13.16.6.5 Bulk/Interrupt IN Endpoint  
Interrupt IN transfers occur at regular intervals  
while bulk IN transfers utilize available  
bandwidth not allocated to isochronous,  
interrupt, or control transfers.  
Interrupt IN endpoints may set the  
USBCSIH.FORCE_DATA_TOGbit. When this bit  
is set the data toggle bit is continuously  
toggled regardless of whether an ACK was  
received or not. This feature is typically used  
by interrupt IN endpoints that are used to  
communicate rate feedback for Isochronous  
endpoints.  
13.16.6.4 Endpoint 1 – 5 Interrupts  
The following events may generate an IN EPx  
interrupt request (x indicates the endpoint  
number):  
A data packet that was loaded into the  
IN FIFO has been sent to the USB host  
(USBCSIL.INPKT_RDYshould be set to  
1 when a new packet is ready to be  
transferred. This bit will be cleared by  
HW when the data packet has been  
sent)  
A Bulk/Interrupt IN endpoint can be stalled by  
setting the USBCSIL.SEND_STALL bit to 1.  
When the endpoint is stalled, the USB  
controller will respond with  
handshake to IN tokens.  
a
STALL  
The  
USBCSIL.SENT_STALL bit will then be set  
and an interrupt will be generated, if enabled.  
A  
STALL  
has  
been  
sent  
Only  
A bulk transfer longer than the maximum  
packet size is performed by splitting the  
transfer into a number of data packets of  
maximum size followed by a smaller data  
packet containing the remaining bytes. If the  
transfer length is a multiple of the maximum  
packet size, a zero length data packet is sent  
last. This means that a packet with a size less  
than the maximum packet size denotes the  
end of the transfer. The AutoSet feature can  
be useful in this case, since many data  
packets will be of maximum size.  
(USBCSIL.SENT_STALL=1).  
Bulk/Interrupt endpoints can be stalled  
The IN FIFO is flushed due to the  
USBCSIH.FLUSH_PACKET bit being set  
to 1  
Any  
of  
these  
events  
will  
cause  
USBIIF.INEPxIF to be asserted regardless  
of the status of the IN EPx interrupt mask bit  
USBIIE.INEPxIE. If the IN EPx interrupt  
mask bit is set to 1, the CPU interrupt flag  
IRCON2.USBIF will also be asserted. An  
interrupt request is only generated if  
IEN2.USBIEand USBIIE.INEPxIEare both  
set to 1. The x in the register names refer to  
the endpoint number 1 - 5)  
13.16.6.6 Isochronous IN Endpoint  
An Isochronous IN endpoint is used to transfer  
periodic data from the USB controller to the  
host (one data packet every USB frame).  
The following events may generate an OUT  
EPx interrupt request:  
If there is no data packet loaded in the IN FIFO  
when the USB host requests data, the USB  
SWRS055D  
Page 176 of 243  
 复制成功!