UPSD3212C, UPSD3212CV
Table 5. Logical Instructions
Mnemonic
Addressing Modes
Operation
Dir.
X
Ind.
Reg.
Imm
ANL A,<byte>
ANL <byte>,A
ANL <byte>,#data
ORL A,<byte>
ORL <byte>,A
ORL <byte>,#data
XRL A,<byte>
XRL <byte>,A
XRL <byte>,#data
CRL A
A = A .AND. <byte>
A = <byte> .AND. A
A = <byte> .AND. #data
A = A .OR. <byte>
A = <byte> .OR. A
A = <byte> .OR. #data
A = A .XOR. <byte>
A = <byte> .XOR. A
A = <byte> .XOR. #data
A = 00h
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Accumulator only
Accumulator only
Accumulator only
Accumulator only
Accumulator only
Accumulator only
Accumulator only
CPL A
A = .NOT. A
RL A
Rotate A Left 1 bit
RLC A
RR A
Rotate A Left through Carry
Rotate A Right 1 bit
RRC A
SWAP A
Rotate A Right through Carry
Swap Nibbles in A
23/152
STMICROELECTRONICS [ ST ]
