STM32F105xx, STM32F107xx
Applicative block diagrams
Figure 45. RMII with a 25 MHz crystal
STM32F107xx
Ethernet
PHY 10/100
MCU
HCLK
RMII_TX_EN
Ethernet
MAC 10/100
RMII_TXD[1:0]
RMII_RXD[1:0]
RMII_CRX_DV
RMII_REF_CLK
RMII
= 7 pins
RMII + MDC
= 9 pins
50 MHz
50 MHz
IEEE1588 PTP
MDIO
MDC
Timer
input
trigger
Time stamp
comparator
TIM2
50 MHz
XTAL
25 MHz
OSC
XT1/XT2
PLLS
NS DP83848(1)
ai15659b
1. The NS DP83848 is recommended as the input jitter requirement of this PHY. It is compliant with the output
jitter specification of the MCU.
Doc ID 15274 Rev 4
87/95