欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F405RG 参数 Datasheet PDF下载

STM32F405RG图片预览
型号: STM32F405RG
PDF下载: 下载PDF文件 查看货源
内容描述: ARM的Cortex- M4 32B MCUFPU , 210DMIPS ,高达1MB闪存/ 1924KB RAM , USB OTG HS / FS [ARM Cortex-M4 32b MCUFPU, 210DMIPS, up to 1MB Flash/1924KB RAM, USB OTG HS/FS]
分类和应用: 闪存
文件页数/大小: 185 页 / 5432 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F405RG的Datasheet PDF文件第16页浏览型号STM32F405RG的Datasheet PDF文件第17页浏览型号STM32F405RG的Datasheet PDF文件第18页浏览型号STM32F405RG的Datasheet PDF文件第19页浏览型号STM32F405RG的Datasheet PDF文件第21页浏览型号STM32F405RG的Datasheet PDF文件第22页浏览型号STM32F405RG的Datasheet PDF文件第23页浏览型号STM32F405RG的Datasheet PDF文件第24页  
Description  
STM32F405xx, STM32F407xx  
2.2.5  
CRC (cyclic redundancy check) calculation unit  
The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit  
data word and a fixed generator polynomial.  
Among other applications, CRC-based techniques are used to verify data transmission or  
storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of  
verifying the Flash memory integrity. The CRC calculation unit helps compute a software  
signature during runtime, to be compared with a reference signature generated at link-time  
and stored at a given memory location.  
2.2.6  
Embedded SRAM  
All STM32F40x products embed:  
Up to 192 Kbytes of system SRAM including 64 Kbytes of CCM (core coupled memory)  
data RAM  
RAM memory is accessed (read/write) at CPU clock speed with 0 wait states.  
4 Kbytes of backup SRAM  
This area is accessible only from the CPU. Its content is protected against possible  
unwanted write accesses, and is retained in Standby or VBAT mode.  
2.2.7  
Multi-AHB bus matrix  
The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, Ethernet, USB  
HS) and the slaves (Flash memory, RAM, FSMC, AHB and APB peripherals) and ensures a  
seamless and efficient operation even when several high-speed peripherals work  
simultaneously.  
20/185  
DocID022152 Rev 4  
 复制成功!