欢迎访问ic37.com |
会员登录 免费注册
发布采购

ST92F150JDV1Q6 参数 Datasheet PDF下载

ST92F150JDV1Q6图片预览
型号: ST92F150JDV1Q6
PDF下载: 下载PDF文件 查看货源
内容描述: 8月16日- BIT单电压闪存单片机系列内存, E3 TMEMULATED EEPROM , CAN 2.0B和J1850 BLPD [8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM, E3 TMEMULATED EEPROM, CAN 2.0B AND J1850 BLPD]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 426 页 / 3830 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号ST92F150JDV1Q6的Datasheet PDF文件第247页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第248页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第249页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第250页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第252页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第253页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第254页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第255页  
SERIAL PERIPHERAL INTERFACE (SPI)  
SERIAL PERIPHERAL INTERFACE (Cont’d)  
10.7.4 Functional Description  
In this configuration the MOSI pin is a data output  
and the MISO pin is a data input.  
Figure 121 shows the serial peripheral interface  
(SPI) block diagram.  
This interface contains 4 dedicated registers:  
– A Control Register (SPCR)  
– A Prescaler Register (SPPR)  
– A Status Register (SPSR)  
Transmit Sequence  
The transmit sequence begins when a byte is writ-  
ten the SPDR register.  
The data byte is parallel loaded into the 8-bit shift  
register (from the internal bus) during a write cycle  
and then shifted out serially to the MOSI pin most  
significant bit first.  
– A Data Register (SPDR)  
Refer to the SPCR, SPPR, SPSR and SPDR reg-  
isters in Section 10.7.6for the bit definitions.  
When data transfer is complete:  
– The SPIF bit is set by hardware  
10.7.4.1 Master Configuration  
In a master configuration, the serial clock is gener-  
ated on the SCK pin.  
– An interrupt is generated if the SPIS and SPIE  
bits are set.  
Procedure  
During the last clock cycle the SPIF bit is set, a  
copy of the data byte received in the shift register  
is moved to a buffer. When the SPDR register is  
read, the SPI peripheral returns this buffered val-  
ue.  
– Define the serial clock baud rate by setting/re-  
setting the DIV2 bit of SPPR register, by writ-  
ing a prescaler value in the SPPR register and  
programming the SPR0 & SPR1 bits in the  
SPCR register.  
Clearing the SPIF bit is performed by the following  
software sequence:  
– Select the CPOL and CPHA bits to define one  
of the four relationships between the data  
transfer and the serial clock (see Figure 123).  
1. An access to the SPSR register while the SPIF  
bit is set  
– The SS pin must be connected to a high level  
signal during the complete byte transmit se-  
quence.  
2. A read of the SPDR register.  
Note: While the SPIF bit is set, all writes to the  
SPDR register are inhibited until the SPSR regis-  
ter is read.  
– The MSTR and SPOE bits must be set (they  
remain set only if the SS pin is connected to a  
high level signal).  
251/426  
9
 复制成功!