欢迎访问ic37.com |
会员登录 免费注册
发布采购

ST10F276S-4T3 参数 Datasheet PDF下载

ST10F276S-4T3图片预览
型号: ST10F276S-4T3
PDF下载: 下载PDF文件 查看货源
内容描述: 16位MCU与MAC单元832 KB的闪存和68 KB的RAM [16-bit MCU with MAC unit 832 Kbyte Flash memory and 68 Kbyte RAM]
分类和应用: 闪存
文件页数/大小: 235 页 / 2491 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号ST10F276S-4T3的Datasheet PDF文件第108页浏览型号ST10F276S-4T3的Datasheet PDF文件第109页浏览型号ST10F276S-4T3的Datasheet PDF文件第110页浏览型号ST10F276S-4T3的Datasheet PDF文件第111页浏览型号ST10F276S-4T3的Datasheet PDF文件第113页浏览型号ST10F276S-4T3的Datasheet PDF文件第114页浏览型号ST10F276S-4T3的Datasheet PDF文件第115页浏览型号ST10F276S-4T3的Datasheet PDF文件第116页  
System reset  
ST10F276E  
Figure 27. Asynchronous hardware RESET (EA = 0)  
ꢍꢀꢏ  
ꢍꢁꢏ  
ꢈꢌꢌꢆ 4#,  
20$  
t ꢃꢉNS  
dꢃꢉꢉNS  
234).  
t ꢃꢉ NS  
dꢃꢉꢉ NS  
234&  
ꢍAFTER FILTERꢏ  
ꢊꢄꢄꢅ 4#,  
4RANSPARENT  
4RANSPARENT  
0ꢉ;ꢀꢃꢐꢀꢈ=  
.OT TRANSPARENT  
.OT Tꢌ  
.OT Tꢌ  
0ꢉ;ꢀꢁꢐꢁ=  
0ꢉ;ꢀꢐꢉ=  
.OT TRANSPARENT  
.OT TRANSPARENT  
.OT Tꢌ  
 4#,  
!,%  
234  
,ATCHING POINT OF PORTꢉ FOR  
SYSTEM STARTꢅUP CONFIGURATION  
'!0'2)ꢉꢉꢀꢉꢇ  
1. Longer than Port0 settling time + PLL synchronization (if needed, that is P0(15:13) changed); longer than 500ns to take  
into account of Input Filter on RSTIN pin  
2. 3 to 8 TCL depending on clock source selection.  
Exit from asynchronous reset state  
When the RSTIN pin is pulled high, the device restarts: as already mentioned, if internal  
Flash is used, the restarting occurs after the embedded Flash initialization routine is  
completed. The system configuration is latched from Port0: ALE, RD and WR/WRL pins are  
driven to their inactive level. The ST10F276E starts program execution from memory  
location 00'0000h in code segment 0. This starting location will typically point to the general  
initialization routine. Timing of asynchronous Hardware Reset sequence are summarized in  
Figure 26 and Figure 27.  
19.3  
Synchronous reset (warm reset)  
A synchronous reset is triggered when RSTIN pin is pulled low while RPD pin is at high  
level. In order to properly activate the internal reset logic of the device, the RSTIN pin must  
be held low, at least, during 4 TCL (2 periods of CPU clock): refer also to Section 19.1 for  
details on minimum reset pulse duration. The I/O pins are set to high impedance and  
RSTOUT pin is driven low. After RSTIN level is detected, a short duration of a maximum of  
12 TCL (six periods of CPU clock) elapses, during which pending internal hold states are  
cancelled and the current internal access cycle if any is completed. External bus cycle is  
aborted. The internal pull-down of RSTIN pin is activated if bit BDRSTEN of SYSCON  
register was previously set by software. Note that this bit is always cleared on power-on or  
after a reset sequence.  
112/235  
Doc ID 12303 Rev 3  
 
 
 复制成功!