欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25P64-VMF6TP 参数 Datasheet PDF下载

M25P64-VMF6TP图片预览
型号: M25P64-VMF6TP
PDF下载: 下载PDF文件 查看货源
内容描述: 64兆位,低电压,串行闪存的50MHz SPI总线接口 [64 Mbit, Low Voltage, Serial Flash Memory With 50MHz SPI Bus Interface]
分类和应用: 闪存存储内存集成电路光电二极管时钟
文件页数/大小: 38 页 / 521 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
 浏览型号M25P64-VMF6TP的Datasheet PDF文件第18页浏览型号M25P64-VMF6TP的Datasheet PDF文件第19页浏览型号M25P64-VMF6TP的Datasheet PDF文件第20页浏览型号M25P64-VMF6TP的Datasheet PDF文件第21页浏览型号M25P64-VMF6TP的Datasheet PDF文件第23页浏览型号M25P64-VMF6TP的Datasheet PDF文件第24页浏览型号M25P64-VMF6TP的Datasheet PDF文件第25页浏览型号M25P64-VMF6TP的Datasheet PDF文件第26页  
M25P64
Page Program (PP)
The Page Program (PP) instruction allows bytes to
be programmed in the memory (changing bits from
1 to 0). Before it can be accepted, a Write Enable
(WREN) instruction must previously have been ex-
ecuted. After the Write Enable (WREN) instruction
has been decoded, the device sets the Write En-
able Latch (WEL).
The Page Program (PP) instruction is entered by
driving Chip Select (S) Low, followed by the in-
struction code, three address bytes and at least
one data byte on Serial Data Input (D). If the 8
least significant address bits (A7-A0) are not all
zero, all transmitted data that goes beyond the end
of the current page are programmed from the start
address of the same page (from the address
whose 8 least significant bits (A7-A0) are all zero).
Chip Select (S) must be driven Low for the entire
duration of the sequence.
The instruction sequence is shown in
If more than 256 bytes are sent to the device, pre-
viously latched data are discarded and the last 256
data bytes are guaranteed to be programmed cor-
rectly within the same page. If less than 256 Data
bytes are sent to device, they are correctly pro-
grammed at the requested addresses without hav-
ing any effects on the other bytes of the same
page.
Chip Select (S) must be driven High after the
eighth bit of the last data byte has been latched in,
otherwise the Page Program (PP) instruction is not
executed.
As soon as Chip Select (S) is driven High, the self-
timed Page Program cycle (whose duration is t
PP
)
is initiated. While the Page Program cycle is in
progress, the Status Register may be read to
check the value of the Write In Progress (WIP) bit.
The Write In Progress (WIP) bit is 1 during the self-
timed Page Program cycle, and is 0 when it is
completed. At some unspecified time before the
cycle is completed, the Write Enable Latch (WEL)
bit is reset.
A Page Program (PP) instruction applied to a page
which is protected by the Block Protect (BP2, BP1,
BP0) bits (see
and
is not execut-
ed.
Figure 16. Page Program (PP) Instruction Sequence
S
0
C
Instruction
24-Bit Address
Data Byte 1
1
2
3
4
5
6
7
8
9 10
28 29 30 31 32 33 34 35 36 37 38 39
D
23 22 21
MSB
3
2
1
0
7
6
5
4
3
2
1
0
MSB
S
2072
2073
2074
2075
2076
2077
2
2078
1
40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55
C
Data Byte 2
Data Byte 3
Data Byte 256
2079
0
AI04082B
D
7
6
5
4
3
2
1
0
7
MSB
6
5
4
3
2
1
0
7
6
5
4
3
MSB
MSB
22/38