欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25P64-VMF6TP 参数 Datasheet PDF下载

M25P64-VMF6TP图片预览
型号: M25P64-VMF6TP
PDF下载: 下载PDF文件 查看货源
内容描述: 64兆位,低电压,串行闪存的50MHz SPI总线接口 [64 Mbit, Low Voltage, Serial Flash Memory With 50MHz SPI Bus Interface]
分类和应用: 闪存存储内存集成电路光电二极管时钟
文件页数/大小: 38 页 / 521 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
 浏览型号M25P64-VMF6TP的Datasheet PDF文件第15页浏览型号M25P64-VMF6TP的Datasheet PDF文件第16页浏览型号M25P64-VMF6TP的Datasheet PDF文件第17页浏览型号M25P64-VMF6TP的Datasheet PDF文件第18页浏览型号M25P64-VMF6TP的Datasheet PDF文件第20页浏览型号M25P64-VMF6TP的Datasheet PDF文件第21页浏览型号M25P64-VMF6TP的Datasheet PDF文件第22页浏览型号M25P64-VMF6TP的Datasheet PDF文件第23页  
M25P64
by setting the Status Register Write Disable
(SRWD) bit after driving Write Protect (W) Low
or by driving Write Protect (W) Low after
setting the Status Register Write Disable
(SRWD) bit.
The only way to exit the Hardware Protected Mode
(HPM) once entered is to pull Write Protect (W)
High.
If Write Protect (W) is permanently tied High, the
Hardware Protected Mode (HPM) can never be
activated, and only the Software Protected Mode
(SPM), using the Block Protect (BP2, BP1, BP0)
bits of the Status Register, can be used.
Figure 13. Write Status Register (WRSR) Instruction Sequence
S
0
C
Instruction
Status
Register In
7
High Impedance
Q
AI02282D
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15
D
6
5
4
3
2
1
0
MSB
19/38