欢迎访问ic37.com |
会员登录 免费注册
发布采购

24C02 参数 Datasheet PDF下载

24C02图片预览
型号: 24C02
PDF下载: 下载PDF文件 查看货源
内容描述: SERIAL 2K ( 256 ×8 ) EEPROM [SERIAL 2K (256 x 8) EEPROM]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 16 页 / 147 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
 浏览型号24C02的Datasheet PDF文件第5页浏览型号24C02的Datasheet PDF文件第6页浏览型号24C02的Datasheet PDF文件第7页浏览型号24C02的Datasheet PDF文件第8页浏览型号24C02的Datasheet PDF文件第10页浏览型号24C02的Datasheet PDF文件第11页浏览型号24C02的Datasheet PDF文件第12页浏览型号24C02的Datasheet PDF文件第13页  
ST24/25C02, ST24C02R, ST24/25W02
Multibyte Write.
For the Multibyte Write mode, the
MODE pin must be at V
IH
. The Multibyte Write
mode can be started from any address in the
memory. The master sends from one up to 4 bytes
of data, which are each acknowledged by the mem-
ory. The transfer is terminated by the master gen-
erating a STOP condition. The duration of the write
cycle is t
W
= 10ms maximum except when bytes
are accessed on 2 rows (that is have different
values for the 6 most significant address bits A7-
A2), the programming time is then doubled to a
maximum of 20ms. Writing more than 4 bytes in the
Multibyte Write mode may modify data bytes in an
adjacent row (one row is 8 bytes long). However,
the Multibyte Write can properly write up to 8
consecutive bytes only if the first address of these
8 bytes is the first address of the row, the 7 following
bytes being written in the 7 following bytes of this
same row.
Page Write.
For the Page Write mode, the MODE
pin must be at V
IL
. The Page Write mode allows up
to 8 bytes to be written in a single write cycle,
provided that they are all located in the same ’row’
in the memory: that is the 5 most significant mem-
ory address bits (A7-A3) are the same. The master
sends from one up to 8 bytes of data, which are
each acknowledged by the memory. After each
byte is transfered, the internal byte address counter
(3 least significant bits only) is incremented. The
transfer is terminated by the master generating a
STOP condition. Care must be taken to avoid ad-
dress counter ’roll-over’ which could result in data
being overwritten. Note that, for any write mode,
the generation by the master of the STOP condition
starts the internal memory program cycle. All inputs
are disabled until the completion of this cycle and
the memory will not respond to any request.
Figure 7. Write Cycle Polling using ACK
WRITE Cycle
in Progress
START Condition
DEVICE SELECT
with RW = 0
NO
First byte of instruction
with RW = 0 already
decoded by ST24xxx
ACK
Returned
YES
NO
Next
Operation is
Addressing the
Memory
YES
ReSTART
Send
Byte Address
STOP
Proceed
WRITE Operation
Proceed
Random Address
READ Operation
AI01099B
9/16