16 Mbit / 32 Mbit / 64 Mbit Multi-Purpose Flash Plus
SST39VF1601 / SST39VF3201 / SST39VF6401
SST39VF1602 / SST39VF3202 / SST39VF6402
Preliminary Specifications
INTERNAL PROGRAM OPERATION STARTS
T
BP
5555
2AAA
5555
ADDR
ADDRESS A
MS-0
T
AH
T
DH
T
CP
CE#
T
T
AS
DS
T
CPH
OE#
WE#
T
CH
T
CS
DQ
15-0
XXAA
SW0
XX55
SW1
XXA0
SW2
DATA
WORD
(ADDR/DATA)
1223 F05.3
Note:
A
= Most significant address
MS
MS
A
= A for SST39VF1601/1602, A for SST39VF3201/3202, and A for SST39VF6401/6402
19 20 21
WP# must be held in proper logic state (V or V ) 1 µs prior to and 1 µs after the command sequence
IL
IH
X can be V or V but no other value
IH,
IL
FIGURE 5: CE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM
ADDRESS A
MS-0
T
CE
CE#
OE#
WE#
T
OES
T
OEH
T
OE
DQ
7
DATA
DATA#
DATA#
DATA
1223 F06.2
Note:
A
A
= Most significant address
MS
= A for SST39VF1601/1602, A for SST39VF3201/3202, and A for SST39VF6401/6402
MS
19
20
21
FIGURE 6: DATA# POLLING TIMING DIAGRAM
©2003 Silicon Storage Technology, Inc.
S71223-03-000
11/03
16