欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS87951AYI 参数 Datasheet PDF下载

ICS87951AYI图片预览
型号: ICS87951AYI
PDF下载: 下载PDF文件 查看货源
内容描述: [PLL Based Clock Driver, 87951 Series, 9 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 X 1.40 MM, MS-026, LQFP-32]
分类和应用: 驱动逻辑集成电路
文件页数/大小: 13 页 / 142 K
品牌: SPECTRUM [ SPECTRUM MICROWAVE, INC. ]
 浏览型号ICS87951AYI的Datasheet PDF文件第2页浏览型号ICS87951AYI的Datasheet PDF文件第3页浏览型号ICS87951AYI的Datasheet PDF文件第4页浏览型号ICS87951AYI的Datasheet PDF文件第5页浏览型号ICS87951AYI的Datasheet PDF文件第6页浏览型号ICS87951AYI的Datasheet PDF文件第7页浏览型号ICS87951AYI的Datasheet PDF文件第8页浏览型号ICS87951AYI的Datasheet PDF文件第9页  
ICS87951I  
LOW SKEW, 1-TO-9  
DIFFERENTIAL-TO-LVCMOS/LVTTL ZERO DELAY BUFFER  
Integrated  
Circuit  
Systems, Inc.  
FEATURES  
GENERAL DESCRIPTION  
Fully integrated PLL  
The ICS87951I is a low voltage, low skew 1-to-9  
ICS  
Differential-to-LVCMOS/LVTTL Cock Generator  
and a member of the HiPerClockS™family of High  
Nine single ended 3.3V LVCMOS/LVTTL outputs  
HiPerClockS™  
Performance Clock Solutions from ICS. The Selectable single ended CLK0 or differential  
ICS87951I has two selectable clock inputs. The  
CLK1, nCLK1 inputs  
single ended clock input accepts LVCMOS or LVTTL input  
levels.The CLK1, nCLK1 pair can accept most standard differ-  
ential input levels. With output frequencies up to 180MHz, the  
ICS87951I is targeted for high performance clock applications.  
Along with a fully integrated PLL, the ICS87951I contains fre-  
quency configurable outputs and an external feedback input for  
regenerating clocks with “zero delay”.  
The single ended CLK0 input can accept the following  
input levels: LVCMOS or LVTTL input levels  
CLK1, nCLK1 supports the following input types:  
LVDS, LVPECL, LVHSTL, SSTL, HCSL  
Output frequency range: 25MHz to 180MHz  
VCO range: 200MHz to 480MHz  
External feedback for ”zero delay” clock regeneration  
Cycle-to-cycle jitter: 100ps ꢀtypicalꢁ  
Output skew: 375ps ꢀmaximumꢁ  
PLL reference zero delay: 350ps window ꢀmaximumꢁ  
3.3V operating supply  
-40°C to 85°C ambient operating temperature  
Available in both standard and lead-free RoHS-compliant  
packages  
PIN ASSIGNMENT  
32 31 30 29 28 27 26 25  
VDDA  
EXT_FB  
DIV_SELA  
DIV_SELB  
DIV_SELC  
DIV_SELD  
GND  
1
2
3
4
5
6
7
8
24  
23  
22  
21  
20  
19  
18  
17  
QC0  
VDDO  
QC1  
GND  
QD0  
VDDO  
QD1  
GND  
ICS87951I  
CLK1  
9
10 11 12 13 14 15 16  
32-Lead LQFP  
7mm x 7mm x 1.4mm package body  
Y package  
TopView  
87951AYI  
www.icst.com/products/hiperclocks.html  
REV.B NOVEMBER 23, 2005  
1