欢迎访问ic37.com |
会员登录 免费注册
发布采购

CYW305OXCT 参数 Datasheet PDF下载

CYW305OXCT图片预览
型号: CYW305OXCT
PDF下载: 下载PDF文件 查看货源
内容描述: 变频控制器系统恢复英特尔集成众核逻辑 [Frequency Controller with System Recovery for Intel Integrated Core Logic]
分类和应用: 晶体外围集成电路光电二极管控制器时钟
文件页数/大小: 20 页 / 183 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CYW305OXCT的Datasheet PDF文件第8页浏览型号CYW305OXCT的Datasheet PDF文件第9页浏览型号CYW305OXCT的Datasheet PDF文件第10页浏览型号CYW305OXCT的Datasheet PDF文件第11页浏览型号CYW305OXCT的Datasheet PDF文件第13页浏览型号CYW305OXCT的Datasheet PDF文件第14页浏览型号CYW305OXCT的Datasheet PDF文件第15页浏览型号CYW305OXCT的Datasheet PDF文件第16页  
W305B  
Byte 14: Programmable Frequency Select M-Value Register  
Bit  
Name  
Default  
Description  
Bit 7  
Pro_Freq_EN  
0
Programmable output frequencies enabled  
0 = disabled  
1 = enabled  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
CPU_FSEL_M6  
CPU_FSEL_M5  
CPU_FSEL_M4  
CPU_FSEL_M3  
CPU_FSEL_M2  
CPU_FSEL_M1  
CPU_FSEL_M0  
0
0
0
0
0
0
0
If Prog_Freq_EN is set, W305B will use the values programmed in  
CPU_FSEL_N[7:0] and CPU_FSEL_M[6:0] to determine the CPU output  
frequency. The new frequency will start to load whenever CPU_FSELM[6:0] is  
updated.  
The setting of FS_Override bit determines the frequency ratio for CPU,  
SDRAM, AGP and SDRAM. When it is cleared, W305B will use the same  
frequency ratio stated in the Latched FS[4:0] register. When it is set, W305B  
will use the frequency ratio stated in the SEL[4:0] register.  
W305B supports programmable CPU frequency ranging from 50 MHz to  
248 MHz.  
Byte 15: Reserved Register  
Bit Pin#  
Name  
Reserved  
Default  
Description  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
-
-
-
-
-
-
-
-
0
0
0
0
0
0
1
1
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved. Write with ‘1’  
Reserved. Write with ‘1’  
Byte 16: Reserved Register  
Bit  
Pin#  
Name  
Default  
Description  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
-
-
-
-
-
-
-
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
0
0
0
0
0
0
0
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Byte 17: Reserved Register  
Bit Pin#  
Name  
Default  
Description  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
-
-
-
-
-
-
-
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
0
0
0
0
0
0
0
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Rev 1.0,November 20, 2006  
Page 12 of 20  
 复制成功!