CY2SSTU32866
CK
CK
V
V
ICR
V
ICR
I(P-P)
tPLH
tPHL
VTT
VOH
VOL
VTT
Output
V
t
= V /2
DD
TT
and t
are the same as t
PD
PLH
PHL
V
= 600mV
I(P-P)
Figure 28. Partial-parity-out ; propagation delay times with respect to clock
inputs
LVCMOS
RESET
V
IH
VDD/2
INPUT
V
IL
tPHL
VTT
VOH
VOL
Output
V
t
= V /2
DD
TT
and t
are the same as t
PD
PLH
PHL
V
V
= V
+ 250mV (AC Voltage levels) for differential inputs. V = V for LVCMOS inputs.
REF IH DD
IH
IL
= V
- 250mV ( AC voltage levels) for differential inputs. V = V for LVCMOS inputs
DD
REF
IL
Figure 29. Partial-parity-out ; propagation delay times with respect to clock inputs
Rev 1.0,November 25, 2006
Page 23 of 24