CY28446
CPU_STP# Assertion
CPUC clock. The final state of all stopped CPU clocks is
High/Low when driven, Low/Low when tri-stated
The CPU_STP# signal is an active LOW input used for
synchronous stopping and starting the CPU output clocks
while the rest of the clock generator continues to function.
When the CPU_STP# pin is asserted, all CPU outputs that are
set with the SMBus configuration to be stoppable via assertion
of CPU_STP# will be stopped within two to six CPU clock
periods after being sampled by two rising edges of the internal
CPU_STP# Deassertion
The deassertion of the CPU_STP# signal will cause all CPU
outputs that were stopped to resume normal operation in a
synchronous manner, synchronous manner meaning that no
short or stretched clock pulses will be produce when the clock
resumes. The maximum latency from the deassertion to active
outputs is no more than two CPU clock cycles.
CPU_STP#
CPUT
CPUC
CPUT Internal
CPUC Internal
Tdrive_CPU_STP#,10 ns > 200 mV
Figure 6. CPU_STP# Deassertion Waveform
1.8 ms
CPU_STOP#
PD
CPUT(Free Running
CPUC(Free Running
CPUT(Stoppable)
CPUC(Stoppable)
DOT96T
DOT96C
Figure 7. CPU_STP#= Driven, CPU_PD = Driven, DOT_PD = Driven
CPU_STP#
CPUT
CPUC
Figure 8. CPU_STP# Assertion Waveform
Rev 1.0,November 20, 2006
Page 11 of 19