欢迎访问ic37.com |
会员登录 免费注册
发布采购

LPC47M182-NR 参数 Datasheet PDF下载

LPC47M182-NR图片预览
型号: LPC47M182-NR
PDF下载: 下载PDF文件 查看货源
内容描述: 先进的I / O控制器,主板胶合逻辑 [ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC]
分类和应用: 控制器
文件页数/大小: 223 页 / 1215 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LPC47M182-NR的Datasheet PDF文件第16页浏览型号LPC47M182-NR的Datasheet PDF文件第17页浏览型号LPC47M182-NR的Datasheet PDF文件第18页浏览型号LPC47M182-NR的Datasheet PDF文件第19页浏览型号LPC47M182-NR的Datasheet PDF文件第21页浏览型号LPC47M182-NR的Datasheet PDF文件第22页浏览型号LPC47M182-NR的Datasheet PDF文件第23页浏览型号LPC47M182-NR的Datasheet PDF文件第24页  
Advanced I/O Controller with Motherboard GLUE Logic  
Datasheet  
BUFFER  
NAME  
PWR  
WELL  
NAME  
PIN#  
73  
DESCRIPTION  
NOTES  
(NOTE 1)  
(NOTE 2)  
(NOTE 3)  
nPCIRST_OUT Buffered PCI Reset Output  
nPCIRST_OUT Second Buffered PCI Reset Output  
OP14  
OP14  
VTR  
VTR  
74  
2
75  
77  
nFPRST  
Reset Input from Front Panel  
Open-Drain Output used for STR Circuitry OD8  
ISPU_400  
VTR  
VTR  
nBACKFEED_  
3
CUT  
79  
80  
81  
LATCHED_BF_ Latched Backfeed Cut Output for STR  
OP14  
VTR  
VTR  
VTR  
CUT  
Circuitry  
SCK_BJT_  
Open-Drain Gate Output for the SCK_BJT OD8  
3
3
GATE  
in Suspend-to-RAM  
nPS_ON  
Power Supply Turn-ON Open Drain  
Output  
OD8  
82  
83  
84  
PWRGD_PS  
Power Good Input from Power Supply  
CPU Present Input from Processor  
ISPU_400  
ISPU_400  
O8  
VTR  
VTR  
VTR  
nCPU_PRESENT  
PWRGD_PLAT Power Good Output  
FORM  
85  
86  
nSLP_S3  
nSLP_S5  
S3 Power State Input from South Bridge  
IS_400  
IS_400  
VTR  
VTR  
Input from South Bridge for Transitioning  
to the S5 Power State  
87  
88  
89  
90  
92  
100  
SMB_CLK_M  
SMB_CLK_R  
SMB_DAT_M  
SMB_DAT_R  
nRSMRST  
SMBus Clock Main  
SMBus Clock Resume  
SMBus Data Main  
SMBus Data Resume  
Resume Reset Output  
AC97 Link Reset Input  
IO_SW  
IO_SW  
IO_SW  
IO_SW  
O8  
VTR  
VTR  
VTR  
VTR  
VTR  
VTR  
nAUD_LINK_  
I
RST  
101  
nCDC_DWN_  
ENAB/GP24  
AC97 Codec Down Enable Input.  
IO12  
VTR  
6
General Purpose I/O. GPIO can be  
configured as an open-drain output.  
102  
113  
nCDC_DWN_  
RST  
DDCSCL_3V/  
GP23  
AC97 Codec Down Reset Output.  
3.3V DDC Clock  
O12  
VTR  
VTR  
IO_SW/ISOD8  
3, 6, 8  
3, 6, 8  
3, 6, 8  
3, 6, 8  
General Purpose I/O. GPIO can be  
configured as an open-drain output.  
114  
115  
116  
DDCSCL_5V/  
GP21  
5V DDC Clock  
IO_SW/ISOD8  
IO_SW/ISOD8  
IO_SW/ISOD8  
VTR  
VTR  
VTR  
General Purpose I/O. GPIO can be  
configured as an open-drain output.  
DDCSDA_3V/  
GP22  
3.3V DDC Data  
General Purpose I/O. GPIO can be  
configured as an open-drain output.  
DDCSDA_5V/  
GP20  
5V DDC Data  
General Purpose I/O. GPIO can be  
configured as an open-drain output.  
POWER LEDS (2)  
Green Power LED Open-Drain Output  
Yellow Power LED Open-Drain Output  
GENERAL PURPOSE I/O (8)  
94  
95  
GRN_LED  
YLW_LED  
OD24  
OD24  
VTR  
VTR  
103-  
105  
GP10-GP12  
General Purpose I/O. GPIO can be  
ISO8  
VTR  
6
configured as an open-drain output.  
Revision 1.8 SMSC/Non-SMSC Register Sets (02-24-05)  
20  
SMSC LPC47M182  
DATASHEET  
 复制成功!