欢迎访问ic37.com |
会员登录 免费注册
发布采购

LPC47S45X 参数 Datasheet PDF下载

LPC47S45X图片预览
型号: LPC47S45X
PDF下载: 下载PDF文件 查看货源
内容描述: 先进的I / O与X -Bus接口 [Advanced I/O with X-Bus Interface]
分类和应用:
文件页数/大小: 259 页 / 1575 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LPC47S45X的Datasheet PDF文件第24页浏览型号LPC47S45X的Datasheet PDF文件第25页浏览型号LPC47S45X的Datasheet PDF文件第26页浏览型号LPC47S45X的Datasheet PDF文件第27页浏览型号LPC47S45X的Datasheet PDF文件第29页浏览型号LPC47S45X的Datasheet PDF文件第30页浏览型号LPC47S45X的Datasheet PDF文件第31页浏览型号LPC47S45X的Datasheet PDF文件第32页  
6.4 Floppy Disk Controller  
The Floppy Disk Controller (FDC) provides the interface between a host microprocessor and the floppy disk drives. The  
FDC integrates the functions of the Formatter/Controller, Digital Data Separator, Write Precompensation and Data Rate  
Selection logic for an IBM XT/AT compatible FDC. The true CMOS 765B core guarantees 100% IBM PC XT/AT  
compatibility in addition to providing data overflow and underflow protection.  
The FDC is compatible to the 82077AA using SMSC's proprietary floppy disk controller core.  
6.4.1 FDC INTERNAL REGISTERS  
The Floppy Disk Controller contains eight internal registers that facilitate the interfacing between the host  
microprocessor and the disk drive. Table 2 shows the addresses required to access these registers. Registers other  
than the ones shown are not supported. The rest of the description assumes that the primary addresses have been  
selected.  
Table 2 Status, Data and Control Registers  
(Shown with base addresses of 3F0 and 370)  
PRIMARY  
ADDRESS  
SECONDARY  
ADDRESS  
R/W  
R
REGISTER  
Status Register A (SRA)  
Status Register B (SRB)  
Digital Output Register (DOR)  
Tape Drive Register (TDR)  
Main Status Register (MSR)  
Data Rate Select Register (DSR)  
Data (FIFO)  
3F0  
3F1  
3F2  
3F3  
3F4  
3F4  
3F5  
3F6  
3F7  
3F7  
370  
371  
372  
373  
374  
374  
375  
376  
377  
377  
R
R/W  
R/W  
R
W
R/W  
Reserved  
R
W
Digital Input Register (DIR)  
Configuration Control Register (CCR)  
Status Register A (SRA)  
Address 3F0 READ ONLY  
This register is read-only and monitors the state of the internal interrupt signal and several disk interface pins in  
PS/2 and Model 30 modes. The SRA can be accessed at any time when in PS/2 mode. In the PC/AT mode the data  
bus pins D0 - D7 are held in a high impedance state for a read of address 3F0.  
PS/2 Mode  
7
6
5
4
3
2
1
0
INT  
nDRV2 STEP nTRK0 HDSEL nINDX nWP  
DIR  
PENDING  
RESET  
COND.  
0
1
0
N/A N/A N/A  
0
0
BIT 0 DIRECTION  
Active high status indicating the direction of head movement. A logic "1" indicates inward direction; a logic "0" indicates  
outward direction.  
BIT 1 nWRITE PROTECT  
Active low status of the WRITE PROTECT disk interface input. A logic "0" indicates that the disk is write protected.  
BIT 2 nINDEX  
Active low status of the INDEX disk interface input.  
BIT 3 HEAD SELECT  
Active high status of the HDSEL disk interface input. A logic "1" selects side 1 and a logic "0" selects side 0.  
SMSC DS – LPC47S45x  
Page 28 of 259  
Rev. 07/09/2001  
DATASHEET  
 复制成功!