欢迎访问ic37.com |
会员登录 免费注册
发布采购

LPC47M14F-NC 参数 Datasheet PDF下载

LPC47M14F-NC图片预览
型号: LPC47M14F-NC
PDF下载: 下载PDF文件 查看货源
内容描述: 128 PIN ENGANCED超级I / O与LPC接口和USB集线器控制器 [128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB]
分类和应用: 控制器PC
文件页数/大小: 205 页 / 1208 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LPC47M14F-NC的Datasheet PDF文件第162页浏览型号LPC47M14F-NC的Datasheet PDF文件第163页浏览型号LPC47M14F-NC的Datasheet PDF文件第164页浏览型号LPC47M14F-NC的Datasheet PDF文件第165页浏览型号LPC47M14F-NC的Datasheet PDF文件第167页浏览型号LPC47M14F-NC的Datasheet PDF文件第168页浏览型号LPC47M14F-NC的Datasheet PDF文件第169页浏览型号LPC47M14F-NC的Datasheet PDF文件第170页  
Table 70 – Serial Port 1, Logical Device 4 [Logical Device Number = 0x04]  
NAME  
Serial Port 1  
REG INDEX  
0xF0 R/W Bit[0] MIDI Mode  
DEFINITION  
STATE  
C
Mode Register  
= 0  
= 1  
MIDI support disabled (default)  
MIDI support enabled  
Default = 0x00  
on VCC POR,  
VTR POR and  
HARD RESET  
Bit[1] High Speed  
= 0  
= 1  
High Speed Disabled(default)  
High Speed Enabled  
Bit[6:2] Reserved, set to zero  
Bit[7]: Share IRQ  
=0 UARTs use different IRQs  
=1 UARTs share a common IRQ  
See Note 1 below.  
Note 1: To properly share and IRQ,  
1. Configure UART1 (or UART2) to use the desired IRQ.  
2. Configure UART2 (or UART1) to use No IRQ selected.  
3. Set the share IRQ bit.  
Note: If both UARTs are configured to use different IRQs and the share IRQ bit is set, then both of the UART IRQs  
will assert when either UART generates an interrupt.  
UART Interrupt Operation Table  
Table 71 – Serial Port 2, Logical Device 5 [Logical Device Number = 0x05]  
NAME  
Serial Port 2  
REG INDEX  
0xF0 R/W Bit[0] MIDI Mode  
DEFINITION  
STATE  
C
Mode Register  
= 0  
= 1  
MIDI support disabled (default)  
MIDI support enabled  
Default = 0x00  
on VCC POR,  
VTR POR and  
HARD RESET  
Bit[1] High Speed  
= 0  
= 1  
High Speed disabled(default)  
High Speed enabled  
Bit[4:2] Reserved, set to zero  
Bit[5] TXD2_MODE (Note 1)  
=0  
=1  
The inactive state of the TXD2 pin is low.  
The inactive state of the TXD2 pin is tristate.  
Bits[7:6] Reserved. Set to zero.  
SMSC DS – LPC47M14X  
Page 166  
Rev. 03/19/2001  
 复制成功!