欢迎访问ic37.com |
会员登录 免费注册
发布采购

LPC47M10X_07 参数 Datasheet PDF下载

LPC47M10X_07图片预览
型号: LPC47M10X_07
PDF下载: 下载PDF文件 查看货源
内容描述: 100引脚增强型超级I / O控制器, LPC接口为消费类应用 [100 Pin Enhanced Super I/O Controller with LPC Interface for Consumer Applications]
分类和应用: 控制器PC
文件页数/大小: 188 页 / 1031 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LPC47M10X_07的Datasheet PDF文件第68页浏览型号LPC47M10X_07的Datasheet PDF文件第69页浏览型号LPC47M10X_07的Datasheet PDF文件第70页浏览型号LPC47M10X_07的Datasheet PDF文件第71页浏览型号LPC47M10X_07的Datasheet PDF文件第73页浏览型号LPC47M10X_07的Datasheet PDF文件第74页浏览型号LPC47M10X_07的Datasheet PDF文件第75页浏览型号LPC47M10X_07的Datasheet PDF文件第76页  
PARALLEL PORT  
The LPC47M10x incorporates an IBM XT/AT compatible parallel port. This supports the optional PS/2 type bi-directional  
parallel port (SPP), the Enhanced Parallel Port (EPP) and the Extended Capabilities Port (ECP) parallel port modes.  
Refer to the Configuration Registers for information on disabling, power down, changing the base address of the parallel  
port, and selecting the mode of operation.  
The parallel port also incorporates SMSC's ChiProtect circuitry, which prevents possible damage to the parallel port due  
to printer power-up.  
The functionality of the Parallel Port is achieved through the use of eight addressable ports, with their associated  
registers and control gating. The control and data port are read/write by the CPU, the status port is read/write in the EPP  
mode. The address map of the Parallel Port is shown below:  
DATA PORT  
STATUS PORT  
BASE ADDRESS + 00H  
BASE ADDRESS + 01H  
BASE ADDRESS + 02H  
BASE ADDRESS + 03H  
BASE ADDRESS + 04H  
BASE ADDRESS + 05H  
BASE ADDRESS + 06H  
BASE ADDRESS + 07H  
CONTROL PORT  
EPP ADDR PORT  
EPP DATA PORT 0  
EPP DATA PORT 1  
EPP DATA PORT 2  
EPP DATA PORT 3  
The bit map of these registers is:  
D0  
PD0  
D1  
PD1  
0
D2  
PD2  
0
D3  
PD3  
nERR  
SLC  
D4  
PD4  
SLCT  
IRQE  
D5  
PD5  
PE  
D6  
PD6  
nACK  
0
D7  
PD7  
nBUSY  
0
Note  
DATA PORT  
1
1
1
STATUS PORT TMOUT  
CONTROL  
PORT  
STROBE AUTOFD  
nINIT  
PCD  
EPP ADDR  
PORT  
EPP DATA  
PORT 0  
EPP DATA  
PORT 1  
EPP DATA  
PORT 2  
PD0  
PD0  
PD0  
PD0  
PD0  
PD1  
PD1  
PD1  
PD1  
PD1  
PD2  
PD2  
PD2  
PD2  
PD2  
PD3  
PD3  
PD3  
PD3  
PD3  
PD4  
PD4  
PD4  
PD4  
PD4  
PD5  
PD5  
PD5  
PD5  
PD5  
PD6  
PD6  
PD6  
PD6  
PD6  
PD7  
PD7  
PD7  
PD7  
PD7  
2
2
2
2
2
EPP DATA  
PORT 3  
Note 1: These registers are available in all modes.  
Note 2: These registers are only available in EPP mode.  
Page 72  
 复制成功!