欢迎访问ic37.com |
会员登录 免费注册
发布采购

LPC47M10X_07 参数 Datasheet PDF下载

LPC47M10X_07图片预览
型号: LPC47M10X_07
PDF下载: 下载PDF文件 查看货源
内容描述: 100引脚增强型超级I / O控制器, LPC接口为消费类应用 [100 Pin Enhanced Super I/O Controller with LPC Interface for Consumer Applications]
分类和应用: 控制器PC
文件页数/大小: 188 页 / 1031 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LPC47M10X_07的Datasheet PDF文件第100页浏览型号LPC47M10X_07的Datasheet PDF文件第101页浏览型号LPC47M10X_07的Datasheet PDF文件第102页浏览型号LPC47M10X_07的Datasheet PDF文件第103页浏览型号LPC47M10X_07的Datasheet PDF文件第105页浏览型号LPC47M10X_07的Datasheet PDF文件第106页浏览型号LPC47M10X_07的Datasheet PDF文件第107页浏览型号LPC47M10X_07的Datasheet PDF文件第108页  
PIN  
NO.  
/QFP  
DATA  
REGISTER BIT  
NO.  
REGISTE  
R
OFFSET  
(HEX)  
DEFAULT  
FUNCTION  
ALT.  
FUNC. 1  
ALT.  
FUNC. 2  
ALT.  
FUNC. 3  
DATA  
REGISTER1  
3
28  
GPIO  
Device  
EETI  
Disable Reg.  
Control  
7:4  
0
N/A  
92  
Reserved  
GPIO  
Ring  
GP5  
4F  
Indicator 2  
Data Carrier  
Detect 2  
Receive  
Serial Data 2  
Transmit  
Serial Data 2  
Data Set  
Ready 2  
Request to  
Send 2  
1
2
3
4
5
6
7
94  
95  
GPIO  
GPIO  
GPIO  
GPIO  
GPIO  
GPIO  
GPIO  
96  
97  
98  
99  
Clear to  
Send 2  
Date  
100  
Terminal  
Ready  
LED  
0
1
48  
49  
N/A  
GPIO  
GPIO  
Reserved  
EETI  
EETI  
GP6  
50  
LED  
7:2  
Note 1: The GPIO Data and Configuration Registers are located in PME block at the offset shown from the  
PME_BLK address.  
GPIO Control  
Each GPIO port has an 8-bit control register that controls the behavior of the pin. These registers are defined in the  
“Runtime Registers” section of this specification.  
Each GPIO port may be configured as either an input or an output. If the pin is configured as an output, it can be  
programmed as open-drain or push-pull. Inputs and outputs can be configured as non-inverting or inverting. Bit[0] of  
each GPIO Configuration Register determines the port direction, bit[1] determines the signal polarity, and bit[7]  
determines the output driver type select. The GPIO configuration register Output Type select bit[7] applies to GPIO  
functions and the nSMI Alternate functions.  
The Polarity Bit (bit 1) of the GPIO control registers control the GPIO pin when the pin is configured for the GPIO  
function and when the pin is configured for the alternate function for all pins, with the exception of the DDRC function  
on GP43, the analog game port pins (J1X, J1Y, J2X, J2Y) and the either edge triggered interrupts. When the  
alternate function is selected for the analog joystick pins (GP14, GP15, GP16 and GP17), these pins become open  
drain, non-inverted outputs.  
The basic GPIO configuration options are summarized in Table 56.  
TABLE 56 - GPIO Configuration Summary  
SELECTED  
FUNCTION  
DIRECTION  
POLARITY  
BIT  
B0  
0
0
1
BIT  
B1  
0
1
0
DESCRIPTION  
GPIO  
Pin is a non-inverted output.  
Pin is an inverted output.  
Pin is a non-inverted input.  
Pin is an inverted input.  
1
1
Page 104  
 复制成功!