Note 1
Note 2
Note 3
DLAB is Bit 7 of the Line Control Register (ADDR = 3).
Bit 0 is the least significant bit. It is the first bit serially transmitted or received.
When operating in the XT mode, this bit will be set any time that the transmitter shift register
is empty.
Note 4
Note 5
Note 6
Note 7
Note 8
This bit no longer has a pin associated with it.
When operating in the XT mode, this register is not available.
These bits are always zero in the non-FIFO mode.
Writing a one to this bit has no effect. DMA modes are not supported in this chip.
The UART1 and UART2 FCR’s are shadowed in the UART1 FIFO Control Shadow Register
(runtime register at offset 0x20) and UART2 FIFO Control Shadow Register (runtime register
at offset 0x21).
SMSC LPC47B27x
- 67 -
Rev. 08-10-04
DATASHEET
SMSC [ SMSC CORPORATION ]
