欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN9210 参数 Datasheet PDF下载

LAN9210图片预览
型号: LAN9210
PDF下载: 下载PDF文件 查看货源
内容描述: 外形小巧单芯片以太网控制器与HP Auto-MDIX的 [Small Form Factor Single- Chip Ethernet Controller with HP Auto-MDIX]
分类和应用: 控制器以太网
文件页数/大小: 458 页 / 4618 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN9210的Datasheet PDF文件第30页浏览型号LAN9210的Datasheet PDF文件第31页浏览型号LAN9210的Datasheet PDF文件第32页浏览型号LAN9210的Datasheet PDF文件第33页浏览型号LAN9210的Datasheet PDF文件第35页浏览型号LAN9210的Datasheet PDF文件第36页浏览型号LAN9210的Datasheet PDF文件第37页浏览型号LAN9210的Datasheet PDF文件第38页  
High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface  
Datasheet  
Table 3.7 Miscellaneous Pins (continued)  
BUFFER  
PIN  
NAME  
SYMBOL  
TYPE  
DESCRIPTION  
Test 1  
TEST1  
AI  
Test 1: This pin must be tied to VDD33IO for  
proper operation.  
75  
Test 2  
TEST2  
PME  
AI  
Test 2: This pin must be tied to VDD33IO for  
108  
62  
proper operation.  
Power  
Management  
Event  
O8/OD8  
Power Management Event: When programmed  
accordingly, this signal is asserted upon detection  
of a wakeup event. The polarity and buffer type of  
this signal is programmable via the PME_EN bit of  
the Power Management Control Register  
(PMT_CTRL).  
Refer to Chapter 4, "Clocking, Resets, and Power  
Management," on page 36 for additional  
information on the LAN9312 power management  
features.  
Note 3.7 The input buffers are enabled when configured as GPIO inputs only.  
Table 3.8 PLL Pins  
BUFFER  
TYPE  
PIN  
NAME  
SYMBOL  
DESCRIPTION  
PLL +1.8V  
Power Supply  
VDD18PLL  
P
PLL +1.8V Power Supply: This pin must be  
connected to VDD18CORE for proper operation.  
107  
Refer to the LAN9312 application note for  
additional connection information.  
Crystal Input  
XI  
ICLK  
Crystal Input: External 25MHz crystal input. This  
signal can also be driven by a single-ended clock  
oscillator. When this method is used, XO should be  
left unconnected.  
105  
106  
Crystal  
Output  
XO  
OCLK  
Crystal Output: External 25MHz crystal output.  
Table 3.9 Core and I/O Power and Ground Pins  
BUFFER  
PIN  
NAME  
SYMBOL  
TYPE  
DESCRIPTION  
7,13,21,27,  
33,39,46,  
54,64,66,  
72,73,81,  
87,93,100  
+3.3V I/O  
Power  
VDD33IO  
P
+3.3V Power Supply for I/O Pins and Internal  
Regulator  
Refer to the LAN9312 application note for  
additional connection information.  
Digital Core  
+1.8V Power  
Supply  
VDD18CORE  
P
Digital Core +1.8V Power Supply Output: +1.8V  
power from the internal core voltage regulator. All  
VDD18CORE pins must be tied together for proper  
operation.  
3,14,40,65,  
74,88,104  
Output  
Refer to the LAN9312 application note for  
additional connection information.  
Revision 1.2 (04-08-08)  
SMSC LAN9312  
DATA3S4HEET  
 复制成功!