欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN91C96-MU 参数 Datasheet PDF下载

LAN91C96-MU图片预览
型号: LAN91C96-MU
PDF下载: 下载PDF文件 查看货源
内容描述: 非PCI单芯片全双工以太网控制器魔包 [Non-PCI Single-Chip Full Duplex Ethernet Controller with Magic Packet]
分类和应用: 控制器PC以太网
文件页数/大小: 125 页 / 776 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN91C96-MU的Datasheet PDF文件第82页浏览型号LAN91C96-MU的Datasheet PDF文件第83页浏览型号LAN91C96-MU的Datasheet PDF文件第84页浏览型号LAN91C96-MU的Datasheet PDF文件第85页浏览型号LAN91C96-MU的Datasheet PDF文件第87页浏览型号LAN91C96-MU的Datasheet PDF文件第88页浏览型号LAN91C96-MU的Datasheet PDF文件第89页浏览型号LAN91C96-MU的Datasheet PDF文件第90页  
Non-PCI Single-Chip Full Duplex Ethernet Controller with Magic Packet  
5. LED drivers for collision, transmission, reception, and jabber.  
9.10 10Base-T  
The 10BASE-T interface conforms to the twisted pair MAU addendum to the 802.3 specification. On the  
transmission side, it converts the NRZ data from the controller to Manchester data and provides the  
appropriate signal level for driving the media. Signal are predistorted before transmission to minimize ISI.  
The collision detection circuitry monitors the simultaneous occurrence of received signals and transmitted  
data on the media. During transmission, data is automatically looped back to the receiver except during  
collision periods, in which case the input to the receiver is network data. During collisions, should the  
receive input go idle prior to the transmitter going idle, input to the receiver switches back to the transmitter  
within nine bit times. Following transmission, the transmitter performs a SQE test. This test exercises the  
collision detection circuitry within the 10BASE-T interface.  
The receiver monitors the media at all times. It recovers the clock and data and passes it along to the  
controller. In the absence of any receive activity, the transmitter is looped back to the receiver. In addition,  
the receiver performs automatic polarity correction. The 10BASE-T interface performs link integrity tests  
per section 14.2.1.7 of 802.3, using the following values:  
1. Link_loss_timer: 64 ms  
2. Link_test_min_timer: 4 ms  
3. Link_count: 2  
4. Link_test_max_timer: 64 ms  
The state of the link is reflected in the EPHSR.  
9.11 AUI  
The LAN91C96 also provides a standard six wire AUI interface to a coax transceiver.  
9.12 Physical Interface  
The internal physical interface (PHY) consists of an encoder/decoder (ENDEC) and an internal 10BASE-T  
transceiver. The ENDEC also provides a standard 6-pin AUI interface to an external coax transceiver for  
10BASE-2 and 10BASE-5 applications. The internal signals between MAC and the PHY can be routed to  
pins by asserting the nXENDEC pin low. This feature allows the interface to an external ENDEC and  
transceiver. The PHY functions can be divided into transmit and receive functions.  
9.13 Transmit Functions  
9.13.1 Manchester Encoding  
The PHY encodes the transmit data received from the MAC. The encoded data is directed internally to the  
selected output driver for transmission over the twisted-pair network or the AUI cable. Data transmission  
and encoding is initiated by the Transmit Enable input, TXE, going low.  
Rev. 09/10/2004  
Page 86  
SMSC LAN91C965v&3v  
DATASHEET  
 复制成功!