欢迎访问ic37.com |
会员登录 免费注册
发布采购

FDC37N769_07 参数 Datasheet PDF下载

FDC37N769_07图片预览
型号: FDC37N769_07
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3V超级I / O控制器具有红外支持针对便携式应用 [3.3V Super I/O Controller with Infrared Support for Portable Applications]
分类和应用: 控制器便携式
文件页数/大小: 137 页 / 659 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号FDC37N769_07的Datasheet PDF文件第12页浏览型号FDC37N769_07的Datasheet PDF文件第13页浏览型号FDC37N769_07的Datasheet PDF文件第14页浏览型号FDC37N769_07的Datasheet PDF文件第15页浏览型号FDC37N769_07的Datasheet PDF文件第17页浏览型号FDC37N769_07的Datasheet PDF文件第18页浏览型号FDC37N769_07的Datasheet PDF文件第19页浏览型号FDC37N769_07的Datasheet PDF文件第20页  
FUNCTIONAL DESCRIPTION  
Super I/O Registers  
Table 3 shows the addresses of the various device blocks of the Super I/O immediately after power up. The base  
addresses must be set in the configuration registers before accessing these devices. The base addresses of the FDC,  
Serial and Parallel Ports can be moved via the configuration registers.  
Host Processor Interface  
The host processor communicates with the FDC37N769 using the Super I/O registers. Register access is  
accomplished through programmed I/O or DMA transfers. All registers are 8 bits wide. All host interface output  
buffers are capable of sinking a minimum of 12 mA..  
Table 3 - FDC37N769 Block Addresses  
ADDRESS  
3F0, 3F1 or 370, 371  
Base +[0:7]  
BLOCK NAME  
NOTES  
Configuration  
Write only; Note 1  
Floppy Disk  
Disabled at power up; Note 2  
Disabled at power up; Note 2  
Disabled at power up; Note 2  
Base +[0:7]  
Serial Port Com 1  
Serial Port Com 2  
Base1 +[0:7]  
Base2 +[0:7]  
Base +[0:3] all modes  
Base +[4:7] for EPP  
Parallel Port  
Disabled at power up; Note 2  
Base +[400:403] for ECP  
Note 1: Configuration registers can only be modified in the configuration state, refer to section  
CONFIGURATION on page 95 for more information. All logical blocks in the FDC37N769 can operate normally in the  
Configuration State.  
Note 2: The base addresses must be set in the configuration registers before accessing the logical device blocks.  
FLOPPY DISK CONTROLLER  
The Floppy Disk Controller (FDC) provides the interface between a host microprocessor and the floppy disk drives.  
The FDC integrates the functions of the Formatter/Controller, Digital Data Separator, Write Precompensation and  
Data Rate Selection logic for an IBM XT/AT compatible FDC. The true CMOS 765B core guarantees 100% IBM PC  
XT/AT compatibility in addition to providing data overflow and underflow protection.  
The FDC37N769 is compatible with the 82077AA using SMSC’s proprietary floppy disk controller core. For  
information about the floppy disk on the Parallel Port pins refer to section Parallel Port Floppy Disk Controller on  
page 57.  
Modes Of Operation  
The FDC37N769 Floppy Disk Controller has two Floppy modes and three Interface modes. Each of the three  
Interface modes are available in each of the two Floppy modes.  
Floppy Modes  
The Floppy modes are used to select alternate configurations for the Tape Drive register. The active Floppy mode is  
determined by the Enhanced Floppy Mode 2 bit in Configuration Register 3 (see section CR03 on page 99). When  
the Enhanced Floppy Mode 2 bit is 0 Normal Floppy mode is selected, otherwise Enhanced Floppy Mode 2 (OS/2  
mode) is selected. See section TAPE DRIVE REGISTER (TDR) on page 22 for the affects of the Enhanced Floppy  
Mode 2 bit on the Tape Drive register.  
Interface Modes  
The Interface modes are determined by the MFM and IDENT configuration bits in Configuration Register 3 (see  
section CR03 on page 99).  
PC/AT Interface Mode  
When both IDENT and MFM are high the PC/AT register set is enabled, the DMA enable bit of the Digital Output  
Register becomes valid, FINTR and DRQ can be hi-Z, and TC and DENSEL become active high.  
SMSC DS – FDC37N769  
Page 16 of 137  
Rev. 02-16-07  
DATASHEET  
 复制成功!