欢迎访问ic37.com |
会员登录 免费注册
发布采购

FDC37C669FRTQFP 参数 Datasheet PDF下载

FDC37C669FRTQFP图片预览
型号: FDC37C669FRTQFP
PDF下载: 下载PDF文件 查看货源
内容描述: [Floppy Disk Drive, 0.25MBps, IDE Compatible, CMOS, PQFP100, TQFP-100]
分类和应用: 驱动器存储微控制器和处理器次级存储控制器外围集成电路数据传输PC
文件页数/大小: 164 页 / 575 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号FDC37C669FRTQFP的Datasheet PDF文件第127页浏览型号FDC37C669FRTQFP的Datasheet PDF文件第128页浏览型号FDC37C669FRTQFP的Datasheet PDF文件第129页浏览型号FDC37C669FRTQFP的Datasheet PDF文件第130页浏览型号FDC37C669FRTQFP的Datasheet PDF文件第132页浏览型号FDC37C669FRTQFP的Datasheet PDF文件第133页浏览型号FDC37C669FRTQFP的Datasheet PDF文件第134页浏览型号FDC37C669FRTQFP的Datasheet PDF文件第135页  
initialized to 1EH. The default value of this  
register after power up is 80H. This register is  
used to select the base address of the Game  
Chip Select decoder (GAMECS). The GAMECS  
can be set to 48 locations, on 16 byte  
boundaries from 100H-3F0H. To disable the  
GAMECS, set DB1 and DB0 to zero.  
CR12-CR1D  
These registers are reserved. The default value  
of these registers after power up is 00H.  
CR1E  
This register can only be accessed in the  
Configuration Mode and after the CSR has been  
DB7  
DB6  
DB5  
DB4  
DB3  
DB2  
DB1  
DB0  
ADR9  
ADR8  
ADR7  
ADR6  
ADR5  
ADR4  
GAMECS Config  
DB1  
DB0  
GAMECS  
Configuration  
0
0
0
1
GAMECS disabled  
1 Byte decode,  
ADR[3:0] = 0001b  
1
1
0
1
8 Byte block decode,  
ADR[3:0] = 0XXXb  
16 byte block decode,  
ADR[3:0] = XXXXb  
Upper Address Decode requirements: nCS='0' and A10='0' are required to qualify the GAMECS  
output.  
CR03, bit DB0 is the PWRGD/GAMECS control bit and overrides the selection made by the above  
configuration.  
131  
 复制成功!