欢迎访问ic37.com |
会员登录 免费注册
发布采购

EMC2102-DZK 参数 Datasheet PDF下载

EMC2102-DZK图片预览
型号: EMC2102-DZK
PDF下载: 下载PDF文件 查看货源
内容描述: 基于RPM的风扇控制器硬件过热关机 [RPM-Based Fan Controller with HW Thermal Shutdown]
分类和应用: 模拟IC风扇信号电路控制器
文件页数/大小: 52 页 / 1469 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号EMC2102-DZK的Datasheet PDF文件第32页浏览型号EMC2102-DZK的Datasheet PDF文件第33页浏览型号EMC2102-DZK的Datasheet PDF文件第34页浏览型号EMC2102-DZK的Datasheet PDF文件第35页浏览型号EMC2102-DZK的Datasheet PDF文件第37页浏览型号EMC2102-DZK的Datasheet PDF文件第38页浏览型号EMC2102-DZK的Datasheet PDF文件第39页浏览型号EMC2102-DZK的Datasheet PDF文件第40页  
RPM-Based Fan Controller with HW Thermal Shutdown  
Datasheet  
Table 6.8 Conversion Rate  
CONV[1:0]  
1
0
CONVERSION RATE  
0
0
1
1
0
1
0
1
1 / sec  
2 / sec  
4 / sec (default)  
8 / sec  
6.6  
Interrupt Status Register 1  
Table 6.9 Interrupt Status Register 1  
B6 B5 B4 B3  
RESET TSD ERR3 TRD3 ERR2  
ADDRESS REGISTER  
B7  
B2  
B1  
B0  
DEFAULT  
22h  
Interrupt  
Status  
TRD2 ERR1 TRD1  
80h  
Register 1  
The Interrupt Status Registers report the operating condition of the EMC2102. If any of the bits are set  
to a logic ‘1’ (other than the RESET pin) then the ALERT# pin will be asserted low. Reading from the  
status register clears all status bits if the error conditions is removed. If there are no set status bits,  
then the ALERT# pin will be released.  
The bits that cause the ALERT# pin to be asserted can be masked based on the channel they are  
associated with unless stated otherwise.  
Bit 7 - RESET - this bit mirrors the output of the RESET# pin. When the RESET# pin is set to a logic  
‘0’ (indicating that the VDD_5V supply is lower than the reset threshold), this bit is set to a logic ‘1’ as  
well. This bit will not cause the ALERT# pin to be asserted.  
Bit 6 - TSD - this bit is asserted ‘1’ if there is a thermal shutdown condition. This bit cannot be masked.  
Bit 5 - ERR3 - this bit is asserted ‘1’ if there is a diode fault on External Diode 3.  
Bit 4 - TRD3 - this bit is asserted ‘1’ if the External Diode 3 Temperature measurement exceeds the  
high limit.  
Bit 3 - ERR2 - this bit is asserted ‘1’ if there is a diode fault on External Diode 2.  
Bit 2 - TRD2 - this bit is asserted ‘1’ if the External Diode 2 Temperature measurement exceeds the  
high limit.  
Bit 1 - ERR1 - this bit is asserted ‘1’ if there is a diode fault on External Diode 1.  
Bit 0 - TRD1 - this bit is asserted ‘1’ if the External Diode 1 Temperature measurement exceeds the  
high limit.  
Revision 1.95 (10-19-06)  
SMSC EMC2102  
DATA3S6HEET  
 复制成功!