欢迎访问ic37.com |
会员登录 免费注册
发布采购

U632H64BS2K25G1 参数 Datasheet PDF下载

U632H64BS2K25G1图片预览
型号: U632H64BS2K25G1
PDF下载: 下载PDF文件 查看货源
内容描述: PowerStore 8K ×8的nvSRAM [PowerStore 8K x 8 nvSRAM]
分类和应用: 存储内存集成电路静态存储器光电二极管
文件页数/大小: 15 页 / 410 K
品牌: SIMTEK [ SIMTEK CORPORATION ]
 浏览型号U632H64BS2K25G1的Datasheet PDF文件第4页浏览型号U632H64BS2K25G1的Datasheet PDF文件第5页浏览型号U632H64BS2K25G1的Datasheet PDF文件第6页浏览型号U632H64BS2K25G1的Datasheet PDF文件第7页浏览型号U632H64BS2K25G1的Datasheet PDF文件第9页浏览型号U632H64BS2K25G1的Datasheet PDF文件第10页浏览型号U632H64BS2K25G1的Datasheet PDF文件第11页浏览型号U632H64BS2K25G1的Datasheet PDF文件第12页  
U632H64  
PowerStore and automatic Power Up RECALL  
VCAP  
5.0 V  
VSWITCH  
t
PowerStore  
p
tPDSTORE  
Power Up  
RECALL  
(24)  
(24)  
tRESTORE  
tRESTOR  
E
W
p
tDELAY  
DQi  
BROWN OUT  
NO STORE  
(NO S RAM WRITES)  
BROWN OUT  
PowerStore  
POWER UP  
RECALL  
Hardware Controlled STORE  
q (28)  
tw(H)S  
HSB  
DQi  
ten(H)S (27)  
tdis(H)S  
(26)  
High Impedance  
Data Valid  
Previous Data Valid  
Output  
td(H)S  
(25)  
Symbol  
Software Controlled STORE/  
RECALL Cycle  
No.  
Unit  
Alt.  
IEC  
Min. Max.  
29 STORE/RECALL Initiation Time  
30 Chip Enable to Output Inactives  
31 STORE Cycle Time  
tAVAV  
tELQZ  
tcR  
25  
ns  
tdis(E)SR  
td(E)S  
600 ns  
tELQXS  
tELQXR  
tAVELN  
tELEHN  
tEHAXN  
10  
20  
ms  
μs  
ns  
ns  
ns  
32 RECALL Cycle Timer  
td(E)R  
33 Address Setup to Chip Enable  
34 Chip Enable Pulse Widths, t  
35 Chip Disable to Address Change  
tsu(A)SR  
tw(E)SR  
th(A)SR  
0
20  
0
p: tPDSTORE approximate td(E)S or td(H)S; tDELAY approximate tdis(H)S  
q: After tw(H)S HSB is hold down internal by STORE operation.  
.
r: An automatic RECALL also takes place at power up, starting when VCC exceeds VSWITCH and takes tRESTORE. VCC must not drop below  
VSWITCH once it has been exceeded for the RECALL to function properly.  
s: Once the software controlled STORE or RECALL cycle is initiated, it completes automatically, ignoring all inputs.  
t: Noise on the E pin may trigger multiple READ cycles from the same address and abort the address sequence.  
Rev 1.1  
August 15, 2006  
STK Control #ML0047  
8
 复制成功!